

# **A Low Complexity Image Scaling Processor Using Spurious-Power Suppression Technique**

Nisha D<sup>1</sup>, Divva K<sup>2</sup>, Saranva K<sup>3</sup>

PG student, ECE Department, SriGuru Institute of Technology, Coimbatore, India<sup>1</sup>

PG student, ECE Department, SriGuru Institute of Technology, Coimbatore, India<sup>2</sup>

Assistant Professor, ECE Department, SriGuru Institute of Technology, Coimbatore, India<sup>3</sup>

Abstract: A low complexity, low memory required, high quality image scaling processor using sharpening spatial filter, clamp filter followed by bilinear interpolation is proposed. The sharpening spatial filter and clamp filter are realized by T-model and inverse T-model convolution kernel, and serves as prefilters. Furthermore to reduce memory requirement the T-model and inversed T-model kernels are combined together to form combined filter with one-line buffer memory. The proposed image scaling algorithm uses hardware sharing technique in order to reduce the computational complexity and to minimize the computing resources needed. Furthermore, Spurious-Power Suppression Technique Unit is used to overcome redundant calculation performed in Reconfigurable Calculation Unit (RCU), which reduce the computational resources and hardware cost required, which further results in reduction of gate count. Spurious-power suppression technique (SPST) adder results in reduction in power consumption and filter out the unused switching power.

**Keywords**: Bilinear, clamp filter, sharpening spatial filter, Spurious-Power Suppression Technique, Reconfigurable Calculation Unit.

#### **INTRODUCTION** T.

Digital image processing has a wide range of application interpolation uses linear interpolation to calculate the related to our day to day life such as remote sensing, space unknown pixel value. Bilinear interpolation algorithm is exploration and medical imaging applications etc. The used in most of image scaling processor due its low image scaling is an important concept in the digital image processing and adopted in electronic devices such as digital camera, mobile phone, tablet PC, digital video recorders, and digital photo frames etc. An image scaling is applied when variable size images are delivered to users from different multimedia sources such as mobile phone, digital camera, and Internet. When the resolution of the received image is low, the user needs to magnify the image and display it via the high resolution display devices. However, resizing the image would produce severe jagging and blurring in the HR image. For example, a video source with a  $640 \times 480$  video graphics array resolution may need to fit the 1920×1080 resolution of a high-definition multimedia interface, this is achieved my means of image scaling processor.

It has become a significant trend to design a low-cost, high quality, and high performance image scalar by VLSI technique for multimedia electric products. The image scaling is done by means of applying image interpolation methods. Image interpolation is that a method to increase or decrease the number of pixels in a digital image. Image interpolation is of two types namely adaptive interpolation and non adaptive interpolation. Various non adaptive algorithms are proposed for the image scaling, the nearest neighbour algorithm is the simplest method with low complexity and easy implementation.

The image produced using this algorithm consists of full high performance. of blocking and aliasing artefacts. The bilinear

complexity, ease of implementation and image quality.

Another non adaptive algorithm is that bicubic interpolation algorithm which is an extension cubic interpolation results in high quality image. However it is computationally expensive due its computational complexity and requires a high memory capacity. Many adaptive interpolation algorithms have been used proposed, such as adaptive 2-D autoregressive modelling, blending kernels, curvature interpolation, and bilateral filter.

Though these algorithm produce image with high quality, they are not easy to implement with very large scale integration circuits because of computational complexity and high memory requirement. There are many studies related the VLSI implementation of low complexity interpolation algorithms. In [3], a Winscale method was presented, that uses an area-pixel model instead of the common point-pixel model, and uses a maximum of four pixels of the original image to calculate one pixel of a scaled image. In [1] a high quality area-based image scaling design was proposed by utilizing a fuzzy algorithm.

In [8] an edge-oriented area pixel scaling processor was proposed. It uses a low-cost edge catching technique and seven-stage pipeline architecture to achieve low cost and



An adaptive low cost image scalar [10] was proposed, in The clamp filter is a kind of low-pass filter, is used to which sharpening spatial filter and clamp filter are used smooth unwanted discontinuous at the edges and reduce followed by bilinear interpolation. Though the image aliasing effects. The clamp filter can be represented by scalar produces a high quality image it requires four-line- means of convolution kernel. A 2-D  $3 \times 3$  Gaussian spatial buffer memory. Thus a low complexity high quality image domain filter was selected as the clamp filter. The  $3 \times 3$ scalar which demands only one-line-buffer memory is kernel for a clamp filter is represented as, proposed in this paper. The proposed image scaling algorithm uses hardware sharing technique to reduce chip area and memory requirements efficiently.

### PREFILTERS AND BILINEAR II. **INTERPOLATION**

This section gives a brief description about prefilters and bilinear interpolation. Fig.1 shows the block diagram of image scaling algorithm. The sharpening spatial filter and clamp filter serves as prefilters to the bilinear interpolation, to reduce the blurring and aliasing effects.

#### Sharpening Spatial Filter Α.

The sharpening spatial filter is a kind of high-pass filter, is used to enhance the edges, details of objects, and is effective at removing blurring effects. The sharpening spatial filter is represented by convolution kernel.




Fig. 1.Block diagram of the image scaling algorithm for image zooming

The kernel is designed to increase the brightness of the center pixel relative to neighbouring pixels. The  $3 \times 3$ kernel for a sharpening spatial filter is represented as,

$$\text{Kernel}_{s} = \begin{bmatrix} -1 & -1 & -1 \\ -1 & S & -1 \\ -1 & -1 & -1 \end{bmatrix}$$

Where S is a sharp parameter, which can be set according to the characteristics of the images. By changing the sharp parameter, the degree of sharpening can be changed accordingly. In the previous work, the sharpening spatial and clamp filters was realized using a 2-D  $3 \times 3$ convolution kernel as shown in Fig.2 (a). The two  $3 \times 3$ convolution filters demands at least a four-line-buffer memory. Hence to reduce the complexity of 3 x 3 convolution kernel, a cross-model is designed, which successfully cuts down on four of nine parameters in the 3  $\times$  3 convolution kernel.

Furthermore, to reduce the complexity and memory requirement of the cross-model convolution kernel, the sharpening spatial and clamp filters are realized by Tmodel and inversed T-model convolution kernels. As shown in Fig.2(c), the T-model convolution kernel consider the lower four parameters of the cross-model whereas the inversed T-model convolution kernel considers the upper four parameters. In this scaling algorithm, the image quality is improved by using Tmodel and inversed T-model filters simultaneously.

В. Clamp Filter Copyright to IJARCCE

$$\text{Kernel}_{C} = \begin{bmatrix} 1 & 1 & 1 \\ 1 & C & 1 \\ 1 & 1 & 1 \end{bmatrix}$$

Here, C is a clamp parameter that can be set according to the characteristics of the images.




Fig. 2. Weights of convolution filter, (a) 3 x 3 convolution kernel. (b) cross-model convolution kernel. (c) T-model and inversed T-model convolution kernel

#### С. Combined Filter

The sharpening spatial filter and clamp filter are simplified by T-model and inversed T-models, but it still needs two line buffer memory to store the input data or intermediate data. Hence T-model and inversed T-models filters have been combined together to form a combined filter. The combined filter is represented as D'(mn) =

$$P^{*}(m,n) \begin{bmatrix} -1 & S & -1 \\ -1 & -1 \end{bmatrix} / (S-3)]^{*} \begin{bmatrix} 1 & C & 1 \\ 1 \end{bmatrix}$$

$$= P^{*}(m,n) \begin{bmatrix} -1 & S-C & SC-2 & S-C & -1 \\ -2 & S-C & -2 \\ & -1 \end{bmatrix}$$

$$\times P^{*}(m,n) \begin{bmatrix} -1 & S-C & SC-2 & S-C & -1 \\ -2 & S-C & -2 \end{bmatrix}$$

$$/ [(S-3)^{*}(C+3)] \qquad (1)$$

Where S and C are the sharp and clamp parameters and P(m,n) is a target pixel value and P'(m,n) is the filtered result of P(m,n). Therefore T-model sharpening spatial filter and a T-model clamp filter has been replaced by a combined T-model filter as shown in as shown in (1). This filter-combination technique efficiently reduces the memory requirement, from two to one line buffer, which greatly decreases hardware memory costs for VLSI implementation.


# D. Bilinear Interpolation

Bilinear interpolation is an image-restoring algorithm, which linearly interpolates four nearest-neighbour pixels



of an unrestored image to obtain the pixel of a restored Reg41, and each value stored in other registers will be image.

The principle of the bilinear interpolation algorithm is that it executes linear interpolation in one direction, and then repeating the same function in the other direction. Fig.3 depicts a block which includes four input pixels P(m, n), statuses of the data that are stored in combined filter P(m+1, n), P(m, n+1), and P(m+1, n+1) of the original registers or in line-buffers. image.



Where dx is the scale parameter in horizontal direction and dy is the scale parameter in vertical direction. The M and N are the width and height of the original image. The temporary pixel P(k, n) is calculated by linear interpolation in x direction with P(m, n) and P(m+1, n). Also, the temporary pixel P(k, n+1) can be calculated with P(m, n+1) and P(m+1, n+1).

#### III. VLSI ARCHITECTURE

The scaling algorithm consists of two combined prefilters and one bilinear interpolator. For VLSI implementation, the bilinear interpolator can directly obtain two input pixels P'(m, n) and P'(m, n+1) from two combined prefilters without any additional line-buffer memory. Fig.4 shows the block diagram of the VLSI architecture for the design. It consists of four main blocks namely a register bank, a combined filter, a bilinear interpolator, and a controller.




Fig. 4. Block diagram of the VLSI architecture for image scaling processor

#### Α. Register Bank and Controller

The register bank with one-line buffer memory is used to provide the ten pixels as input to the combined filter. Fig.5 shows the architecture of register bank consists of ten shift register. When control signals is produced from the controller, a new value of P(m+3,n) will be read into Copyright to IJARCCE

shifted right into the next register or line-buffer memory. The Reg40 reads a new value of P (m+2, n) from the linebuffer memory will be shifted right into the next register. The controller is realized by the finite state machine. It sends shift commands to schedule reading and writing




Fig. 5. Architecture of the Register bank

The controller produces control signals to control the pipelining and timing schedule of the bilinear interpolation.

#### В. Combined Filter

Fig.6 shows the six-stage pipelined architecture of the combined filter and bilinear interpolator, which improve the performance of pipeline technology by shortening the delay path.




Fig. 6. Six-stage pipelined architecture of the combined filter and bilinear interpolator

In Fig.6, the stages 1 and 2 show the computational scheduling of a T-model combined and an inverse Tmodel filter. The T-model or inversed T-model filter consists of one multiplier-adder, three reconfigurable calculation units, three adders (+), three subtracters (-). and three shifters. The values of the ten source pixels can be obtained from the register bank as mentioned earlier. The T-model and the inversed T-model are used to obtain the values of P'(m, n) and P'(m, n+1) simultaneously. The inversed T-model combined filter is represented by means of symmetrical circuit which is similar to symmetrical structure of the T-model combined filter, for producing the

www.ijarcce.com



filtered result of P'(m,n+1). The MA can be implemented by a multiplier followed by an adder.

# C. Reconfigurable Calculation Unit

The RCU is designed to produce the calculation functions of (S-C) and (S-C-1) times of the source pixel value, which must be implemented with C and S parameters. According to the characteristics of the images, the C and S parameters values can be set by the users. Fig.7 shows the architecture of the RCU. It consists of four shifters, three multiplexers (MUX), three SPST adders, and one sign circuit. The three adders use the SPS technique to reduce the power dissipation in the combinational VLSI design.




Fig. 7. Architecture of the RCU

### D. Spurious Power Suppression Technique

The adders in the RCU design, uses spurious power suppression technique, are separated into two parts namely the most significant part (MSP) and the least significant part (LSP) between the eighth and the ninth bits. The adder is designed such that it latches the input data of the MSP whenever it doesn't affect the computation results. By eliminating the computation in MSP, it not only save power consumption inside the adder in the current stage but also reduce the glitching noises which occurs in the arithmetic units in the next stage. The detection logic unit and SE unit is used to determine the effective input ranges of the operands and used to compensate the sign signals respectively. The fig.8 shows the low power adder design adopting the SPST. The three output of the detection logic unit is that close, carr\_ctrl and sign, the close value denotes whether the MSP circuit can be neglected or not during the computation.




Fig. 8. Low-power adder design adopting SPST Copyright to IJARCCE

When close value of zero is fed into the MSP circuit, the switching activities in the MSP circuit freezes, to avoid the dynamic power consumption. Thus when the value of close is zero, it indicates that the MSP circuits can be closed to save power dissipation. When the MSP is negligible, the input data of MSP becomes zero in order to avoid the glitching power consumption. The detection logic unit can decide whether the input data of MSB should be latched or not. The SE is implemented by multiplexers to compensate for the sign signals of MSP. The pseudo summation (PS) from the MSP adder is given as input to the SE. By this RCU design, the hardware cost of the combined filters can be efficiently reduced.


### E. Bilinear Interpolator

Due to its low complexity and simple architecture bilinear interpolation is used in VLSI chip implementation. The stages 3, 4, 5, and 6 in Fig.6 show the four-stage pipelined architecture of the bilinear interpolation. The two-stages of pipelined multipliers are used to shorten the delay path of the bilinear interpolator. The input values of P'(m, n) and P'(m,n+1) are obtained from the combined filter and symmetrical circuit. The bilinear interpolator circuit results in P(k,1).

# IV. SIMULATION RESULTS

As per the six stage pipeline architecure, the image is initially passed through the combined filter, where the alaising and blurring effects are removed. After that bilinear interpolation is performed on the filtered output to obtain a scaled image. The input image used for the image scaling process is jpg image. The image matrix is represented by 95 x 89 pixels, which totally contains 25365 bytes pixel values. The fig.9 shows the output waveform of reconfigurable calculation unit without using spurious power suppression techniques The fig.10 shows the combined filter output waveform. T model and inversed T model matrix is produced as the output of combined filter.

The filtered pixels p'(m, n) and p'(m, n+1) are given as input to the bilinear interpolator. The fig.11 shows the bilinear interpolation output waveform with new scaled pixels. The scaled output image is displayed using the Matlab software. The output image of size 190 x178 is obtained. The total estimated power consumption of this image scaling algorithm is 303mW at a 115 MHz operating frequency and uses about 3.74-k gate counts with peak memory usage of about196MB.



www.ijarcce.com



### Fig. 9. Reconfigurable calculation unit waveform

	Messages														
	hujak	0													
	(kc)t	00100001		01110001	00100110	01010110	0 100 101	0110001	00110111	00111110	0111110	10111011	00111100	0110013	0331101
84	holm J	01000001		01110001	30110010	00011011	19900199	100001	16121961	00100100	8199191	10100111	00101011	10110011	10131001
00	)K.b	120 120 120 120 12	128 128 128	2012012012	2012012012	120 120 120	120 120 120	28 128 128	31 121 121 12	120 120 120	128 128 128	101001	8 128 128 18	207 156 169	JED 190 189 1
00	Acip1	0 0 113 38 86 37 33	000000	001130	2011238.	0011338	0011338	0011338.	DO 113 38	0011338	0 0 113 38	0011338	0011338	0011338	0 0 113 38
8.0	ACB12	0 0 113 50 27 70 65	000000	DO 1130	0010390	DO 113 90	0011350	0011350.	DO 113 50	0011390	0011350	0011390	DO 113 50	2011350	0 0 113 50
	NJ.	6	1	2	5	1	8	b	7	1	9	30	11	12	10
	(K)	22	17	10	11	0	1	2	10	34	8	8	ŋ	1	8
	/x/k	38	11	И	15	36	0	8	39	40	41	0	40	144	6
0 ()	/16/111	1000000	1000000												
0 ()	/w/m2	1000000	1000000												
00	h(m)	10000000	100000												
<b>0</b> +)	16/14	1000000													
<b>0</b> +)	14.0=5	1000000	100000												
84	/x/m	1000000	1000000												
•	hchu7	1000000	1000000												
<b>0</b> 🔶	14/14	1000000	1000000												
<b>0</b> (*)	14249	10011100	100000			ทแทล	1001111	10011100	10021001	1011121	10111110	20111201	10111011	ทแหล	10110001
••	/sc/w30	10 30 100 1			201120-20	100000	10011100	10101001	10111101	50111110	10111101	20112011	10111010	1110001	610190110
••	/sc/w11	10111101		10111010	12001111	90011900	10 20 100 1	10111101	10111110	60111901	10111011	20112020	10190001	10110110	11020011
	/sc/state	61	11												
	Arbertalen av	28900 m													
. /		28900 ns		20	) re	40	) re	4	2 m	80	) na	100	0 ma	12	ha

Fig .10. Combined filter output waveform with T model and inversed T model matrix

rapik Jobs	1	1_	-	-		-	-	-			-	-	-	-	-
SA JULA	15000111	1000103	_							19990	112330	1001003	01000	1000	
A HATLAN	RILLWI	III II.	STOLDA -	hom	10000	nama.	10000	MARINE	Damento.	mun	TA ADDRESS OF	THE OWNER OF THE OWNER OWNER OF THE OWNER OWNE OWNER OWNE OWNER OWNE OWNER OWNER OWNE OWNER OWNE OWNER OWNE OWNER OWNE OWNER OWNE OWNE OWNER OWNE OWNER OWNE OWNE OWNE OWNE OWNER OWNE OWNE OWNE OWNE OWNE OWNE OWNE OWNE	<b>NUM</b>	hum	-
21 /102	UP5 257 136 319 38	10 207 3	26 369 JUN 139	129 107 106 17	102211211	N 101 1020	2012/10/2012	201 201 205 20	201 201 221 2	1227 SH H 1	1201072-017	190 214 217 21	2171112022	1211 IN 184	97
	0.0012021012040	111	D MI MER	1 101 202 1	0 (F1 X2 H.	D BE NO IS	1 21 22 15	D 181 202 H.	3 10 20 1	1 HI 102 H	D 181 202 15.	DIN MIL	D HE MY H	1 10 20 2	c
🔶 keşt	ž.	N	1	10	3)	5	N	x.	0	3	3	10	hi	10	
*/+9)	1967 S	1	a	a .	4	8	20	N	1	я.	35	8	32	3	
1 /m	8	q	0	8	1	x	52	10	8	1	25	50	10	34	
i Mark 🔅	LANSING	11100	39011330	20000	0011100	31200030	2011130	20112011	11000110	1,000010	100000	11011010	2001000	10130010	-
5 to Pagind	instei	WIL.	ania_	(61116)	110000	STREET.	STITUTE I	100010	10000	16000.01	SHERRY	S RELIES	dinis.	himiti	1
SA Papat	101310	III.	Sennis -	HISSEI	MIRE	Seligit	ineen a	1.000.0	166661	IOZOBIA -	10000	No. of Concern	10880	hean	-
tratt	LANNED ST	11111-1	1099011	100.000	CONNI.	1001001	THE HER	10.000	hanyann.	D 1999E H	THE REAL		THURS	human	-
5 <del>5</del> 8685	LANNIN	1188	118280	112201	12:12:	1 HILLS	100120	21911	120013	1200.01		12191B	histor	1121122	
3 1 Pethi	10000103	HHL.	1150001	39813801	1011100	20100	10110111	11000010	100011		200110330	11190101	11111000	1100010	
2 fagint	(distant	1126. ·	101001	181139	12 12 1978	iennii -	lumma	THREE F		<b>NELEN</b>	hann	121100	100010	<b>BERNE</b>	-
2 🕴 feyni	1100.01	<i>M</i> 11.,	MILL	NUMBER OF BELLEVIL	NUMB	10061	tanan -		Sector	man	tanan	iuwur -	ann.	iomin.	
5 🗄 Jaghal	13303001	IIII.	110000	10101000	1011101	tionin.	100000	1010000	100001	1000001	funixin.	1001001	1100000	1100001	
5.6. Angla ili	(ALIAN)	1100	1100	1011101	191111	2001EL	1011000	1000001	51001061	1000001	South	in sound	51,00001	1001001	
5 / Peplell	112211221	dil.	donnin .	ignui	0.0101	Section.	10000001	1966 2001	10,000	11011101	11100000	1180001	anti Mi	11000111	
3 destes, ti	LANDELD	1106	001100	1 K H H	110000111	DIEDE	hiennea	101100	10100111	1000001	100000	10000	1001000	timent.	
NA IN	122010	1118		interest.	Restaura .		N112122	Internation of the local division of the loc		Internet of	Presson a	pression.	Rittered .	Internet.	
Cru		24	·		9 (11	- 1	1/1			11	19		54		18

Fig. 11.Bilinear interpolation output waveform with scaled pixel values

### V. CONCLUSION

Hence an image scaling technique was developed with low memory requirement, high quality, and high performance VLSI scalar processor for real-time image zooming applications. A low complexity sharp filter had been used to improve the quality of images with the bilinear interpolation technique. The algebraic manipulation and the hardware sharing techniques are used to reduce calculation complexity and hardware cost of implemented design. The number of gate count required to implement this design is 3.7k and the power consumed by the circuit is 303mW.In future work, edge detection method can be used to enhance the edges of source image and decrease the blurring effects. Moreover spurious power suppression adder can be used in the above six stage pipelined VLSI architecture and the performance of the system can be analysed.

### REFERENCES

- A. Amanatiadis, I. Andreadis, and K. Konstantinidis, "Design and implementation of a fuzzy area-based image-scaling technique," IEEE Transaction on Instrumentation and measurement, Vol. 57, No. 8, pp. 1504-1513, Aug. 2008.
- [2] C. C. Huang, P. Y. Chen, and C. H. Ma,(2012) "A novel interpolation chip for real-time multimedia application," IEEE

Transaction on Circuits and Systems for Video Technology, Vol. 22, no. 10, pp. 1512-1525, Oct. 2004.

- [3] C. H. Kim, S. M. Seong, J. A. Lee, and L. S. Kim, "Winscale : An image scaling algorithm using an area pixel model," IEEE Trans. Circuits Syst.Video Technol., Vol. 13, No. 6, pp. 549–553, Jun. 2003.
- [4] H. Kim, Y. Cha, and S. Kim, "Curvature interpolation method for image zooming," IEEE Trans. Image Process., Vol. 20, No. 7, pp. 1895–1903, Jul.2011.
- [5] J. H. Kim, J. W. Han, S. H. Cheon, J. O. Kim and S. J. Ko, "A novel image interpolation method using the bilateral filter," IEEE Trans. Consumer Electronics, Vol. 56, No. 1, pp. 175-181, Feb. 2010.
- [6] Kuan-Hung Chen, Yuan-Sun Chu, "A Spurious-Power Suppression Technique for Multimedia/DSP Applications," IEEE Trans. Circuits and Sys. I, vol. 56, no. 1, pp.132-143, Jan.2009.
- [7] Luming Liang, "Image Interpolation by Blending Kernels," IEEE Signal Processing Letters, Vol. 15, No. 1, pp. 805–808, Dec.2008.
- [8] P. Y. Chen, C. Y. Lien, and C. P. Lu, "VLSI implementation of an edge oriented image scaling processor," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 17, No. 9, pp. 1275–1284, Sep. 2009.
- [9] Shih-Lun Chen," VLSI Implementation of a Low-Cost High-Quality Image Scaling Processor," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, No.1,pp.31-35, Jan. 2013.
- [10] S. L. Chen, H. Y. Huang, and C. H. Luo, "A low-cost high-quality adaptive scalar for real-time multimedia applications," IEEE Trans. Circuits Syst.Video Technol., Vol. 21, No. 11, pp. 1600–1611, Nov. 2011.
- [11] X. Zhang and X.Wu, "Image interpolation by adaptive 2-D autoregressive modeling and soft-decision estimation," IEEE Trans. Image Process., Vol. 17, No. 6, pp. 887–896, Jun. 2009.