

An Optimized Design of Counter Using Reversible Logic

Md. Mizanur Rahman¹, Indrani Mandal², Md. Selim Al Mamun³

M.S. Student, Computer Science and Engineering, Jatiya Kabi Kazi Nazrul Islam University, Bangladesh¹

Assistant Professor, Computer Science and Engineering, Jatiya Kabi Kazi Nazrul Islam University, Bangladesh^{2,3}

Abstract: Reversible computing has been gaining a great deal of attention from researchers because of its low power consumption. A good amount of research work has been carried out in the area of reversible combinational logic as well as sequential design of reversible circuits. In this paper we proposed efficient designs for both the asynchronous and synchronous counter circuits that are optimized in terms of quantum cost, delay and the number of garbage outputs.

Keywords: Reversible Logic, Delay, Garbage Output, Flip-Flop, Quantum Cost.

I. INTRODUCTION

Energy dissipation in modern circuit design is rapidly becoming a primary design concern. According to Landauer's the amount of energy dissipated for every irreversible bit operation is KT ln2 joules of heat energy, where K is the Boltzmann's constant $(1.3807 \times 10^{-23}]$ K⁻¹) and T is the operating temperature [1]. At room temperature (300 K), KT ln2 is approximately 2.9×10^{-21} J, which is small but not negligible in complete system. This heat dissipation dramatically reduces the performance and lifetime of the circuits. In 1973 C.H. Bennett showed that KTln2 energy dissipation can be avoided, if a computation is carried out in a reversible way, since this energy dissipation occur when a bit of information is discarded during computation [2].

Researchers introduced several design of reversible sequential circuits and work is still going on. Researchers [12-16] proposed the implementation of all types of latches, flip-flops and their master-slave design. This paper proposes a novel concept on reversible asynchronous and synchronous counters using T flip-flop.

The rest of the paper is organized as follows: Section II provides some basic definitions related to reversible logic. Section III describes some basic reversible logic gates. Section IV presents the design of our proposed reversible synchronous and asynchronous counter using proposed T flip-flop and its comparison with the existing work. Finally Section V concludes the work.

II. BASIC DEFINITIONS

A. Reversible Gate

A reversible logic gate is an n-input n-output (denoted by n^*n) logic circuit in which there is a one-to-one correspondence between its inputs and outputs [3]. If the input vector I_v of the reversible gate is defined as $I_v = (I_1, I_2, \ldots, I_{n-1}, I_n)$ and the output vector O_v defined as $O_v = (O_1, O_2, \ldots, O_{n-1}, O_n)$, then according to the definition, $I_v \square \bigcirc O_v$, i.e., it can generate unique output vector from each input vector and vice versa.



Fig.1. A n*n Reversible gate

B. Quantum Cost

Complex reversible gate are realized by using 1*1 NOT gate and 2*2 reversible gate and the quantum cost of these complex gate is calculated as the number of 1*1 and 2*2 reversible gate. Each 1*1 and 2*2 reversible gate is considered as unit for measuring overall quantum cost [4]. The quantum cost of Peres gate is 4 in Fig. 6.

C. Garbage Output

Garbage output is defined as the outputs that are not primary output or output that are not used as input to other gate. More formally, unwanted or unused or unutilized outputs which are needed only to maintain reversibility of a reversible gate (or circuit) is known as garbage output.

D. Delay

The path which consist maximum number of gates for any input to any output in the circuit is known as critical path. Delay of a reversible circuit is the delay of this critical path. We used Mohammadi and Eshghi [5] proposed logical depth for measuring delay. The delay of each 1*1 and 2*2 reversible gates is taken as unit delay, i.e. 1.

E. Constant Input

The input that is added to a function to make it reversible is called constant input. Input lines are either 0 or 1 should be as minimum as possible.

F. Gate Count

It refers to the total number of reversible gates used in the designed circuit. But gate count is not a good metric for



comparison since each reversible gate is of different computational complexity, and thus will have a different quantum cost and delay [6].

In this paper quantum cost, delay and the number of garbage outputs are used as the cost metrics while comparing the proposed design with the existing designs.

III. BASIC REVERSIBLE LOGIC GATES

A. NOT Gate

1*1 NOT gate is the simplest among all the reversible gates where the gate has only one input (A) and one output (P) such that $P = \overline{A}$. NOT gate is used as an inverter to invert the applied input. The quantum cost of this gate is 1. The NOT gate is shown in Fig. 2.



B. Feynman Gate

Feynman gate (FG) is the only 2-input 2-output (2*2) reversible gate. It is also known as Controlled-NOT (C-NOT) gate. The input vector I_v and output vector O_v of 2*2 Feynman gate is defined as $I_v = (A, B)$ and $O_v = (P = A, Q=A \square \square B)$. The quantum cost of Feynman gate is 1 [7]. The Feynman gate is shown in Fig. 3.



. Double Feynman Gate

The input vector I_v and output vector O_v of 3*3 Double Feynman gate (DFG) is defined as $I_v = (A, B, C)$ and $O_v = (P = A, Q=A \square B \square R=A \square C)$. The quantum cost of Double Feynman gate is 2 [8]. The Double Feynman gate is shown in Fig. 4.



Fig.4. 3*3 Double Feynman gate

D. Toffoli Gate:

Toffoli gate (TG) is one of the most popular reversible gates, invented by Tommaso Toffoli. It is also known as the Controlled-Controlled-NOT(C-C-NOT) gate. The input vector I_v and output vector O_v of 3*3 Toffoli gate [9] is defined as $I_v = (A, B, C)$ and $O_v = (P = A, Q = B, R = AB \square \square C)$. The quantum cost of Toffoli gate is 5. It requires 2V, $1V^+$ and 2 CNOT gates. The Toffoli gate is shown in Fig. 5.



Fig.5. 3*3 Toffoli gate

E. Peres Gate

The input vector I_v and output vector O_v of 3*3 Peres gate (PG) [10] is defined as follows: $I_v = (A, B, C)$ and $O_v = (P = A, Q = A \square B, R = AB \square C)$. It is just like a Toffoli gate but without the last Feynman gate from right. Since it requires 2V, $1V^+$ and 1 CNOT gate, it has the Quantum cost of 4. The Peres gate is shown in Fig. 6.



Fig.6. 3*3 Peres gate

IV. PROPOSED REVERSIBLE COUNTER USING T FLIP-FLOP

Even though many research has been done in sequential logic circuits, but quantum cost minimization create a vest research area. Fredkin and Toffoli [11] first proposed the design of reversible sequential circuits. Recently Positive Polarity Reed Muller (PPRM) expression is used to design synchronous counter by Khan [17]. We have a proposal for designing a synchronous and asynchronous counter, in which cost metrics are minimized. To design this counter at first we have proposed two design of reversible T flip-flop which is the core component of the counter.

A. Proposed clocked T Flip-Flop

The characteristic equation of a T flip-flop is $Q^+ = (T \Box Q).C \Box \Box \overline{C}.Q$. The same result can also be obtained from simplified equation as $Q^+ = (T \cdot C) \Box Q$. It can be mapped with the Toffoli gate. Our proposed clocked T flip-flop in Fig. 7 is realized by a Toffoli gate and a Feynman gate. The proposed T flip-flop has quantum cost 6, delay 6 and has the bare minimum of 1 garbage bit.



Fig.7. Proposed reversible T flip-flop



The characteristic equation of a T flip-flop can also be B. Proposed Reversible Asynchronous Counter mapped with the Peres gate. Our proposed another clocked T flip-flop is realized by a Peres gate and a Feynman gate in (Fig. 8) with quantum cost 5, delay 5 and garbage bit 1.



Fig.8. Proposed reversible T flip-flop

In proposed asynchronous counter each flip-flop is connected to a constant input T. The clock input of the first flip-flop is connected to the clock line and other three flip-flops use their clock inputs driven by the Q output of the preceding flip-flop in Fig. 9. The flip-flop holding the least significant bit receives the incoming count pulse. The counter is constructed by using 3 Toffoli gates, 1 Peres gates and some Feynman gates. The resulting quantum cost is 23, delay 23 and garbage output 1. Comparisons with existing result are given in Table I.



Fig.9. Proposed design of reversible 4-bit asynchronous counter

with existing design

4-bit	Cost comparison		
asynchronous	Quantum	Delay	Garbage
counter	cost		outputs
Proposed	23	23	1
Existing[18]	55	55	12
Improvement in	58.18	58.18	91.66
(%) w.r.t. [18]			

Theorem: To construct n bit asynchronous counter, if **g** is the total number of gates required to design the counter producing **b** number of garbage outputs then $g \ge 2n$ and **b=1**.

Proof: Each flip-flop consists of two gates; n bit counter requires n number of flip-flops. No additional gates are required to interconnect each other. So total number of gates required to design the counter is 2n, hence $g \ge 2n$. Similarly, only the first flip-flop produces one garbage output. No garbage output produced while interconnection among flip-flops. So the total number of garbage out is fixed 1, hence **b=1**.

Theorem: The quantum cost of an n bit asynchronous counter is **Q_C≥6n-1.**

gate is required to construct the counter. The quantum cost g is the total number of gates required to design the of Peres gate is 4 and quantum cost of Feynman gate is 1. counter producing **b** number of garbage outputs then So the total cost 4+1=5.

Now for n>1, one Toffoli gate and one Feynman gate is **Proof:** Each flip-flop consists of two gates; n bit counter required for each flip-flop in the counter except the first requires n number of flip-flops. For n=3, one Toffoli and one which requires one Peres gate instead of Toffoli gate. one Feynman is required to carry out all the outputs to the So for n bit asynchronous counter it needs (n-1) Toffoli next higher positioned flip-flop.

Table I. Comparisons of proposed asynchronous counter gate, n Feynman gate and one Peres gate. The quantum cost of Toffoli gate is 5. So the total quantum cost is 5*(n-1) +1*(n) +4 =6n-1, Hence $Q_{C} \ge 6n-1$.

C. Proposed Reversible Synchronous Counter

In synchronous counter all flip-flops are clocked at the same time by a common clock pulse. Thus all flip-flops change state simultaneously. In proposed synchronous counter the flip-flop changes its state only when all the preceding flip-flops are in the state Q = 1 shown in Fig. 10. This 4-bit synchronous counter has quantum cost 32, delay 32 and garbage output 4. Comparisons with existing result are shown in Table II.

Table II. Comparisons of proposed synchronous counter with existing design

4-bit synchronous	Cost comparison		
counter	Quantum cost	Delay	Garbage outputs
Proposed	32	32	4
Existing [17]	35	35	4
Improvementin(%) w.r.t. [17]	8.5	8.5	0

Proof: For n=1, only one Peres gate and one Feynman **Theorem:** To construct $n (\geq 3)$ bit synchronous counter, if $g \ge 4n-4$ and $b \ge n$.





Fig. 10. Proposed design of reversible 4-bit synchronous counter

number of gates required for the flip-flops and 2(n-2) number of gates are required to carry out all the lower outputs to the next higher outputs. So the total number of gates required is 2n+2(n-2)=4n-4. Every flip-flop produces [5] Mohammadi, M. and Eshghi, M, on figures of merit in reversible and only one garbage output. No garbage output produced while interconnection among flip-flops and to carry out outputs to next higher flip-flop. So the total number of garbage out is n, hence $b \ge n$.

Theorem: The quantum cost of an $n \ge 3$ bit synchronous counter is $Q_c \ge 11n-12$.

Proof: For n (\geq 3) bit synchronous counter it requires n flip-flops. Each flip-flop consists of one Peres gate and one Feynman gate. Additional (n-2) Toffoli gates and (n-2) Feynman gates are required to carry out all the outputs to the next higher flip-flop. So it requires n number of Peres gate, (n-2) number of Toffoli gates and n+(n-2) = 2n-2 number of Feynman gates. Quantum cost of Peres gate is 4, Toffoli gate is 5 and Feynman gate is 1. So total quantum cost = 4*n + 5*(n-2)+1*(2n-2)=11n-12, hence Q_C≥11n-12.

V. CONCLUSION

A novel design of 4-bit synchronous and asynchronous counter with the help of T flip-flops has been proposed. Tables I and II demonstrates that the comparison is carried out for reversible counter circuit is better than the existing designs in terms of quantum cost, delay and garbage outputs. Appropriate theorems and proof are presented to clarify the proposed design and establish its efficiency. We believe this optimization can contribute significantly in reversible logic community.

REFERENCES

- [1] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183- 191, 1961.
- [2] C.H. Bennett, "Logical Reversibility of Computation", IBM J.Research and Development, pp. 525-532, November 1973.
- [3] Hafiz Md.Hasan Babu, Md.Rafiqul Islam, Ahsan Raja Choudhary, and Syed Mostahed Ali Choudhary, "Synthesis of full-adder circuit using reversible logic," International Conference on VLSI Design, vol. 17, pp. 757-760, 2004.

- So total number of gates required is 3*2+2=8. For n>3, 2n [4] D. Michael Miller, Dmitri Maslov, GerhardW. Dueck, A Transformation Based Algorithm for Reversible Logic Synthesis, Annual ACM IEEE Design Automation Conference, Proceedings of the 40th annual Design Automation Conference, Anaheim, CA, USA Pages: 318 - 323.
 - quantum logic designs, Quantum Inform. Process. 8, 4, 297-318, 2009
 - [6] J.E Rice, "A New Look at Reversible Memory Elements", Proceedings International Symposium on Circuits and Systems(ISCAS) 2006, Kos, Greece, May 21-24 ,2006, pp. 243-246
 - [7] Richard P.Feynman, "Quantum mechanical computers," Foundations of Physics, vol. 16, no. 6, pp. 507-531, 1986.
 - Md. Selim Al Mamun and Syed Monowar Hossain. "Design of Reversible Random Access Memory." International Journal of Computer Applications 56.15 (2012): 18-23.
 - [9] Tommaso Toffoli, "Reversible Computing," Automata, Languages and Programming, 7th Colloquium of Lecture Notes in Computer Science, vol. 85, pp. 632-644, 1980.
 - [10] A. Peres, "Reversible Logic and Quantum Computers," Physical Review A, vol. 32, pp. 3266-3276, 1985.
 - [11] Edward Fredkin and Tommaso Toffoli, "Conservative Logic," International Journal of Theoretical Physics, vol. 21, pp. 219-253, 1982
 - [12] Md. Selim Al Mamun and David Menville, Quantum Cost Optimization for Reversible Sequential Circuit, (IJACSA) International Journal of Advanced Computer Science and Applications, Vol. 4, No. 12, 2013.
 - [13] M.-L. Chuang and C.-Y. Wang, "Synthesis of reversible sequential elements," ACM journal of Engineering Technologies in Computing Systems (JETC). Vol. 3, No.4, 1-19, 2008.
 - [14] J. E. Rice, An introduction to reversible latches. The Computer journal, Vol. 51, No.6, 700-709. 2008.
 - [15] Himanshu Thapliyal and Nagarajan Ranganathan, Design of Reversible Sequential Circuits Optimizing Quantum Cost, Delay, and Garbage Outputs, ACM Journal on Emerging Technologies in Computer Systems, Vol. 6, No. 4, Article 14, Pub. Date: December 2010.
 - [16] Siva Kumar Sastry, Hari Shyam Shroff, Sk.Noor Mahammad, V. Kamakoti", Efficient Building Blocks for Reversible Sequential Circuit Design" 1-4244-0173 9106/\$20.00@2006IEEE.
 - [17] Mozammel H A Khan and Marek Perkowski, Synthesis of Reversible Synchronous Counters, 2011 41st IEEE International Symposium on Multiple-Valued Logic, 0195-623X/11 \$26.00 © 2011 IEEE
 - [18] V.Rajmohan, V.Ranganathan, "Design of counter using reversible logic" 978-1-4244-8679-3/11/\$26.00 ©2011 IEEE.