

A Fast 16x16 Vedic Multiplier Using Carry Select Adder on FPGA

Shiksha Pandey¹, Deepak Kumar²

M.Tech. Scholar EC Dept., Vidhyapeeth Inst. Sc.& Tech., Bhopal, India¹

Assistant Professor, EC Dept., Vidhyapeeth Inst. Sc.& Tech., Bhopal, India²

Abstract: Vedic mathematics is one of the ancient Indian system of mathematics that was rediscovered in the early twentieth century. This paper proposes the design of high speed Vedic Multiplier using the techniques of Vedic Mathematics that have been modified to improve performance using Carry select adders. A high speed processor depends greatly on the multiplier as it is one of the key hardware blocks in most digital signal processing systems as well as in general processors. In Vedic Mathematics calculation based on 16 sutras is a unique technique of calculations. This paper presents design and implementation of high speed 16x16 bit Vedic multiplier architecture which is quite different from the Conventional method of multiplication like addition and shifting. Further, the Verilog HDL coding of Urdhva tiryakbhyam Sutra for 16x16 bits multiplication and carry select adder is simulated and implemented on XilinxISE9.2i.

Keywords: Ripple Carry (RC) Adder, Vedic Mathematics, Vedic Multiplier (VM), Urdhava Tiryakbhyam Sutra, Carry select adder, Verilog HDL.

I. INTRODUCTION

Multiplication is an fundamental function in arithmetic operations based on this operations such as Multiply and Accumulate(MAC) and inner product are among some of the frequently used Computation Intensive Arithmetic Functions(CIAF) currently implemented in many Digital Signal Processing(DSP) applications such as convolution, Fast Fourier Transform(FFT), filtering and in microprocessors in its arithmetic and logic unit.

[1]. Since multiplication dominates the execution time of most DSP algorithms, so there is a need of high speed multiplier. Currently, multiplication time is still the dominant factor in determining the instruction cycle time of a DSP chip. The demand for high speed processing has been increasing as a result of expanding computer and signal processing applications.

Higher throughput arithmetic operations are important to achieve the desired performance in many real-time signal and image processing applications. One of the key arithmetic operations in such applications is multiplication and the development of fast multiplier circuit has been a subject of interest over decades. Reducing the time delay and power consumption are very essential requirements for many applications. This work presents different multiplier architectures.

In this paper a simple 16 bit digital multiplier is proposed which is based on Urdhva Tiryakbhyam (Vertically & Crosswise) Sutra of the Vedic Math's. Two binary numbers (16-bit each) are multiplied with this Sutra. The main concept of this paper is that the speed of propagation and decrease in delay of the conventional architecture. This paper is organized as follows.

Section II describes basic methodology of Vedic multiplication technique. Section III describes the proposed methodology of Vedic multiplication technique with Carry select adders. Section IV describes the design and implementation of Vedic multiplier module by using XilinxISE9.2i. Section V comprises of Result and Discussion in which device utilization summary and computational path delay obtained for the proposed Vedic multiplier (after synthesis) is discussed. Finally Section VI comprises of Conclusion

II. VEDIC MULTIPLICATION TECHNIQUE

The use of Vedic mathematics is to reduce the typical calculations in conventional mathematics to very simple one. Because the Vedic formulae are claimed to be based on the natural principles on which the human mind works. Vedic Mathematics is a methodology of arithmetic rules that allow more efficient speed implementation. It also provides some effective algorithms which can be applied to various branches of engineering such as computing.

The proposed Vedic multiplier is based on the "Urdhva Tiryakbhyam" sutra (algorithm). These Sutras have been traditionally used for the multiplication of two numbers in the decimal number system. In this work, we apply the same ideas to the binary number system to make the proposed algorithm compatible with the digital hardware. It is a general multiplication formula applicable to all cases of multiplication. It literally means "Vertically and Crosswise". It is based on a novel concept through which the generation of all partial products can be done with the concurrent addition of these partial products. The algorithm can be generalized for $n \times n$ bit number. Since

the partial products and their sums are calculated in parallel and the multiplier is independent of the clock frequency of the processor. Due to its regular structure, it can be easily layout in microprocessors and designers can easily circumvent these problems to avoid catastrophic device failures. The processing power of multiplier can easily be increased by increasing the input and output data bus widths since it has a quite a regular structure. Due to its regular structure, it can be easily layout in a silicon chip. The Multiplier based on this sutra has the advantage that as the number of bits increases, gate delay and area increases very slowly as compared to other conventional multipliers.

A. Vedic Multiplier for 2X2 bit Module

The method is explained below for two, 2 bit numbers A and B where $A = a_1a_0$ and $B = b_1b_0$ as shown in Fig. 2.1. Firstly, the least significant bits are multiplied which gives the least significant bit of the final product (vertical). Then, the LSB of the multiplicand is multiplied with the next higher bit of the multiplier and added with, the product of LSB of multiplier and next higher bit of the multiplicand (crosswise). The sum gives second bit of the final product and the carry is added with the partial product obtained by multiplying the most significant bits to give the sum and carry. The sum is the third corresponding bit and carry becomes the fourth bit of the final product.




Fig. 2.1 Block diagram of 2X2 Vedic Multiplier

Let's take two inputs, each of 2 bits; say $A1A0$ and $B1B0$. Since output can be of four digits, say $Q3Q2Q1Q0$. As per basic method of multiplication, result is obtained after getting partial product and doing addition.

$$\begin{array}{r}
 A1 A0 \\
 \times B1 B0 \\
 \hline
 A1B0 A0B0 \\
 A1B1 A0B1 \\
 \hline
 Q3 Q2 Q1 Q0
 \end{array}$$

In Vedic method, $Q0$ is vertical product of bit $A0$ and $B0$, $Q1$ is addition of crosswise bit multiplication i.e. $A1$ & $B0$ and $A0$ and $B1$, and $Q2$ is again vertical product of bits $A1$ and $B1$ with the carry generated, if any, from the previous addition during $Q1$. $Q3$ output is nothing but carry generated during $Q2$ calculation. This module is known as 2x2 multiplier block [5,6,7].




Fig. 2.2 RTL model of 2X2 Vedic Multiplier

B. Vedic Multiplier for 4X4 bit Module

For higher no. of bits in input, little modification is required. Divide the no. of bit in the inputs equally in two parts.

Let's analyze 4x4 multiplications, say $A3A2A1A0$ and $B3B2B1B0$. Following are the output line for the multiplication result, $Q7Q6Q5Q4Q3Q2Q1Q0$. Block diagram of 4x4 Vedic Multiplier is given in fig 2.3.

Let's divide A and B into two parts, say $A3 A2$ & $A1 A0$ for A and $B3B2$ & $B1B0$ for B. Using the fundamental of Vedic multiplication, taking two bit at a time and using 2 bit multiplier block,




Fig. 2.3 Algorithm of 4x4 bit Vedic Multiplier

Each block as shown above is 2x2 bits multiplier. First 2x2 multiplier inputs are $A1 A0$ and $B1 B0$. The last block is 2x2 multiplier with inputs $A3 A2$ and $B3 B2$.

The middle one shows two, 2x2 bits multiplier with inputs $A3A2$ & $B1B0$ and $A1A0$ & $B3B2$. So the final result of multiplication, which is of 8 bit, $Q7Q6Q5Q4Q3Q2Q1Q0$.

The 4x 4 bit multiplier is structured using 2X2 bit blocks as shown in figure 2.4.




Fig. 2.4: RTL View of 4x4 Bit Vedic Multiplier by ModelSim

C. Implementation of 8x8 bits Vedic Multiplier

The 8x 8 bit multiplier is structured using 4X4 bit blocks as shown in figure 2.5. In this figure the 8 bit multiplicand A can be decomposed into pair of 4 bits AH-AL. Similarly multiplicand B can be decomposed into BH-BL. The 16 bit product can be written as:

$$P = A \times B = (AH-AL) \times (BH-BL) \\ = AH \times BH + AH \times BL + AL \times BH + AL \times BL$$

The outputs of 4X4 bit multipliers are added accordingly to obtain the final product. Thus, in the final stage two adders are also required [10,12].

Now the basic building block of 8x8 bits Vedic multiplier is 4x4 bits multiplier which implemented in its structural model. For bigger multiplier implementation like 8x8 bits multiplier the 4x4 bits multiplier units has been used as components which are $P = A \times B = (AH-AL) \times (BH-BL) = AH \times BH + AH \times BL + AL \times BH + AL \times BL$

The outputs of 4X4 bit multipliers are added accordingly to obtain the final product. Thus, in the final stage two adders are also required [11,12].

The structural modelling of any design shows fastest design.




Fig.2.5 8X8 Bits decomposed Vedic Multiplier

D. Implementation of 16x16 bits Vedic Multiplier

The 16X16 bit multiplier structured using 8X8 bits blocks as shown in Fig. 2.6. The 16 bit multiplicand A can be

decomposed into pair of 8 bits AH-AL. Similarly multiplicand B can be decomposed into BH-BL.

The outputs of 8X8 bit multipliers are added accordingly to obtain the 32 bits final product.

Thus, in the final stage two adders are also required [12]. The structure of 16X16 is again obtained from the decomposition of 8X8 vedic multiplier.




Fig. 2.6 16x16 Bits decomposed Vedic Multiplier

III. VEDIC MULTIPLICATION USING CARRY SELECT ADDER

The vedic multiplier requires 4 bit, 6 bit, 12 bit, 16 bit, 24 bit adders at each stage of 2X2, 4X4, 8X8 and 16x16 multiplication. The carry-select adder generally consists of two ripple carry adders and a multiplexer. Adding two n-bit numbers with a carry-select adder is done with two adders (therefore two ripple carry adders) in order to perform the calculation twice, one time with the assumption of the carry-in being zero and the other assuming it will be one. After the two results are calculated, the correct sum, as well as the correct carry-out, is then selected with the multiplexer once the correct carry-in is known.




Fig. 3.1 4 bit Carry Select Adder

The number of bits in each carry select block can be uniform, or variable. In the uniform case, the optimal delay occurs for a block size of $\lfloor \sqrt{n} \rfloor$. When variable, the block size should have a delay, from addition inputs A and B to the carry out, equal to that of the multiplexer chain leading into it, so that the carry out is calculated just in time. The $O(\sqrt{n})$ delay is derived from uniform sizing, where the ideal number of full-adder elements per block is

equal to the square root of the number of bits being added, since that will yield an equal number of MUX delays.

In this paper we propose a 16X16 vedic multiplier using carry select adders as its one of the basic component. This will reduce the area in FPGA and also improve the performance in terms of speed. It will be verified by comparing it will hardwired unsigned multiplier.

Implementation and simulation of its decomposed 8X8, 4X4, 2X2 and carry select adder is also done in XilinxISE9.1i.

IV. DESIGN AND IMPLEMENTATION OF 16X16 VEDIC MULTIPLIER USING CARRY SELECT ADDER

The 16X16 multiplier is implemented and simulation results were tested in XilinxISE9.1i and ModelSim inbuilt simulator.




Fig.4.1 16X16vedic multiplier RTL view




Fig.4.2 16X16vedic multiplier components (a)




Fig.4.3 16X16vedic multiplier components (c)

Current Simulation Time: 1000 ns	0	200	400	600	800			
a[3:0]	4'h7	0	5	12	9	1	14	
b[3:0]	4'hA	0	1	5	12	9	1	14
c[7:0]	8'h46	0	60	108	9	14	98	

Fig.4.4 4X4vedic multiplier simulation result 1




Fig.4.5 8X8vedic multiplier simulation result2




Fig.4.6 16X16vedic multiplier simulation result3

V. RESULT AND DISCUSSION

Simulation of 16X16 vedic multiplier using carry select adder shows a large reduction in area and better performance in terms of speed. The area delay product is also reduced but it is greater than a normal udhava tribhakayam multiplier due the fact that redundancy in the adder section is increased.

TABLE I: COMPARISON OF DIFFERENT MULTIPLIERS PERFORMANCE IN TERMS OF AREA AND SPEED

Type of multiplier	Speed / delay in ns	Area in terms of slices(LUT Buffer,register)	Area delay product
Hardwired multiplier	110ns	1372	150920
Vedic Multiplier	98ns	854	83692
Vedic multiplier with carry select adder	88ns	1240	109120

VI. CONCLUSION AND FUTURE WORK

The designs of 16x16 bits Vedic multiplier have been implemented on Spartan XC3S500-5-FG320 and XC3S1600-5-FG484 device. The computation delay for 16x16 bits Hardwired multiplier was 110 ns and for 16x16 bits Vedic multiplier was 96 ns. The proposed vedic multiplier with carry select adder has a delay of 88 ns only. It is therefore seen that the Vedic multipliers are much more faster than the conventional multipliers. The algorithms of Vedic mathematics are much more efficient than of conventional mathematics.

Vedic Mathematics, developed about 2500 years ago, gives us a clue of symmetric computation. If all those

methods effectively implement hardware, it will reduce the computational speed drastically. Therefore, it could be possible to implement a complete ALU using all these methods using Vedic mathematics methods.

Vedic mathematics is long been known but has not been implemented in the DSP and ADSP processors employing large number of multiplications in calculating the various transforms like FFTs and the IFFTs. By using these ancient Indian Vedic mathematics methods world can achieve new heights of performance and quality for the cutting edge technology devices.

REFERENCES

- [1] Suryasnata Tripathy,L B Omprakash, Sushanta K. Mandal, B S Patro,“Low Power Multiplier Architectures Using Vedic Mathematics in 45nm technology for High Speed Computing,” Communication, Information & Computing Technology (ICCICT), IEEE International Conference,India,pp 1-6, jan 2015.
- [2] Sushma R.Huddar and Sudhir Rao, kalpana M. , Surabhi Mohan, “Novel High Speed Vedic mathematics multiplier using Compressors”, Automation, Computing, Communication, Control and Compressed Sensing (iMac4s), 2013 International Multi-Conference IEEE, pp 465-469, March 2013.
- [3] Tiwari, Honey Durga, et al., "Multiplier design based on ancient IndianVedic Mathematics, " Int. SoC Design Conf., 2008, vol. 2. IEEE Proc., pp. II-65 - II-68.
- [4] C.S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Trans. Electron Comput., vol. 13, pp. 14-17, Feb. 1964.
- [5] Harpreet Singh Dhillon and Abhijit Mitra "A Digital Multiplier Architecture using Urdhava Tiryakbhyam Sutra oj Vedic Mathematics" IEEE Conference Proceedings,2005.
- [6] Asmita Haveliya "A Novel Design /i)r High Speed Multiplier .fi)r Digital Signal Processing Applications (Ancient Indian Vedic mathematics approach)" International Journal of Technology And Engineering System(IJTES):Jan - March 2011- Vo12 .Nol.
- [7] Aniruddha Kanhe, Shishir Kumar Das and Ankit Kumar Singh, “Design and Implementation of Low Power Multiplier Using Vedic Multiplication Technique”, (IJCSC) International Journalof Computer Science and Communication Vol. 3, No. 1, January-June 2012, pp. 131-132
- [8] Purushottam D.Chidgupkar and Mangesh T.Karad, “The Implementation of Vedic Algorithms in Digital Signal Processing”,

Global J. of Engng. Educ., Vol.8, No.2 © 2004 UICEE Published in Australia.

- [9] Himanshu Thapliyal and Hamid R. Arabnia, "A Time-Area- Power Efficient Multiplier and Square Architecture Based On Ancient Indian Vedic Mathematics", Department of Computer Science, The University of Georgia, 415 Graduate Studies Research Center Athens, Georgia 30602-7404, U.S.A.
- [10] E. Abu-Shama, M. B. Maaz, M. A. Bayoumi, "A Fast and Low Power Multiplier Architecture", The Center for Advanced Computer Studies, The University of Southwestern Louisiana Lafayette, LA 70504.
- [11] Harpreet Singh Dhillon and Abhijit Mitra, "A Reduced- Bit Multiplication Algorithm for Digital Arithmetics", International Journal of Computational and Mathematical Sciences 2;2 © www.waset.org Spring 2008.
- [12] Shamim Akhter, "VHDL Implementation of Fast NXN Multiplier Based on Vedic Mathematics", Jaypee Institute of Information Technology University, Noida, 201307 UP, INDIA, 2007 IEEE.
- [13] Charles E. Stroud, "A Designer's Guide to Built-In Self-Test", University of North Carolina at Charlotte, ©2002 Kluwer Academic Publishers New York, Boston, Dordrecht, London, Moscow.
- [14] Douglas Densmore, "Built-In-Self Test (BIST) Implementations An overview of design tradeoffs", University of Michigan EECS 579 – Digital Systems Testing by Professor John P. Hayes 12/7/01.
- [15] Shripad Kulkarni, "Discrete Fourier Transform (DFT) by using Vedic Mathematics", report, vedicmathsindia.blogspot.com, 2007.
- [16] Jagadguru Swami Sri Bharati Krishna Tirthji Maharaja, "Vedic Mathematics", Motilal Banarsidas, Varanasi, India, 1986.
- [17] Himanshu Thapliyal, Saurabh Kotiyal and M. B Srinivas, "Design and Analysis of A Novel Parallel Square and Cube Architecture Based On Ancient Indian Vedic Mathematics", Centre for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, 500019, India, 2005 IEEE.
- [18] Himanshu Thapliyal and M.B Srinivas, "VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics", Center for VLSI and Embedded System Technologies, International Institute of Information Technology Hyderabad-500019, India.
- [19] Abhijeet Kumar, Dilip Kumar, Siddhi, "Hardware Implementation of 16*16 bit Multiplier and Square using Vedic Mathematics", Design Engineer, CDAC, Mohali.
- [20] M. Ramalatha, k. Deena dayalan, s. Deborah priya, "high speed energy efficient alu design using vedic multiplication Techniques," advances in computational tools for engineering Applications, 2009, ieeec proc., pp 600-603.
- [21] Hsiao, Shen-Fu, Ming-Roun Jiang, and Jia-Sien Yeh, "Design of highspeed low-power 3-2 counter and 4-2 compressor for fast multipliers," IEEE Electronics Letters, vol. 34, no.4, pp. 341-343, Feb. 1998.
- [22] D. Radhakrishnan and A. P. Preethy, "Low power CMOS pass logic 4-2 compressor for high-speed multiplication," Circuits and Systems, Proc. 43rd IEEE Midwest Symp., vol. 3, pp. 1296-1298, 2000.