

# Comparison Study of Induction Motor Drives using Microcontroller and FPGA

Sooraj M S<sup>1</sup>, Sreerag K T V<sup>2</sup>

PG Scholar, Department of ECE, Mar Athanasius College of Engineering, Kothamangalam, India<sup>1,2</sup>

**Abstract:** Variable speed induction motors are one of the most researched topics in the industry today. As the digital control of the motors took over the analog control, the search for an efficient speed control scheme for ac induction motors has started. Along with the speed control mechanism the selection of the controller is also of utmost importance. As there are different controllers available like microcontroller, FPGA, dsp, Choosing the most efficient controller for the given application is crucial. This project is a comparison study of speed control of induction motor using a microcontroller and FPGA. The induction motor is driven using both FPGA and microcontroller and the results are studied. The system is tested and experimental results are recorded for various speed for both controllers.

**Keywords:** Induction Motor; Microcontroller; Pulse Width Modulation Inverter; Speed Control; FPGA.

## I. INTRODUCTION

Induction motors are widely used in any section of the society including domestic section, industrial areas, educational areas and many more human areas. Induction motors are robust, cheap, efficient, reliable and simple in construction. They have low maintenance cost and high starting torque. Speed control means intentional change in drive speed to a value required to perform a specific work. Controlling the speed of induction motor can be classified into two type scalar control and vector control. Scalar control involves controlling the magnitude of voltage or frequency of the motor.

To keep the torque of the motor close to the rated torque at any frequency the average stator flux must be constant. If the supply frequency is decreased without changing the supply stator voltage, the air gap flux increases which increases the magnetizing current, distorts the line current and voltage, increase the core and copper loss and the system become noisy. Air gap voltage is given by

$$E_{avg} = K \cdot \phi_{avg} \cdot f$$

Where  $E_{avg}$  is the air gap voltage,  $f$  is the operating frequency and  $\phi_{avg}$  is the average flux. The input voltage is directly proportional to the product of supply frequency( $f$ ) and average flux ( $\phi_{avg}$ ). Input supply voltage

$$V_s \approx k \cdot \phi_{avg} \cdot f$$

$$\text{and, } \phi_{avg} \approx v/f$$

Thus by varying both voltage and frequency at the same time to keep their ratio as constant stator magnetic field and hence torque can be kept constant. Hence  $v/f$  method is considered for this project.

The popularity of variable speed induction motor powered by switching power converters are increasing, because it is easy to control power converters. PWM signal is used to control power converter to deliver energy to motor. Microcontroller, microprocessor, DSP and FPGA can be used to facilitate the digital implementation of the control system. FPGA can generate required PWM more easily and economically because of its flexibility,

parallelism and also FPGA operate faster than microprocessor. On the other hand microcontrollers have powerful computational abilities and inbuilt modules which makes them the widely used control equipment in induction motor drives. In this paper a comparison study of induction motor drive systems using a FPGA and microcontroller is presented. The aim of this study is to find out which control system is more efficient in driving the induction motor.

## II. PROPOSED SYSTEM

The Proposed systems block diagram is shown in figure 1. A three phase pwm inverter is used to drive the motor. The inverter changes the dc input voltage to ac output voltage of desired frequency and voltage to drive induction motor. The control signals required for this dc to ac conversion is provided by FPGA/Microcontroller. The gate driver circuit provide isolation between high voltage power circuit and control circuit.




Fig. 1 Block diagram of the proposed system

Fig.3.2 shows the 3 phase inverter circuit .it consists of six switches which are controlled by six PWM signals

generated by FPGA/Microcontroller. This PWM signals vary the gain of the inverter and hence the output voltage. The gating signals for these switches are generated by comparing a sinusoidal signal with a triangular reference signal. The frequency of the sine wave determines the frequency of the inverter output and its amplitude control the amplitude of the output voltage. Frequency of the PWM signal will be same as that of frequency of the triangular wave. Three of these six PWM signals are generated by comparing equally shifted (120°) reference signal with triangular signal and the rest are obtained by inverting these three signals.




Fig 2 Three phase inverter

When a switch is turned on current flows into the induction motor and this energy is stored in it due to its inductive property. This stored energy is discharged through the diode connected across the switch when switch is turned off. In normal operation two IGBT switches in one phase leg will be turned on one after another. If both switches are turned on at the same time it will result in a rise of current between power supply rails which is limited by only DC link inductance. This bridge shoot-through results in additional losses; it also causes thermal runaway which results in failure of IGBT and inverter. PWM signal is given to the upper switch and its inverted signal is given to the lower switch of the same leg. Hence there is no chance of turning on two switches at the same time. But since IGBT switches are not ideal, their turn-on and turn-off times are different. Hence it is recommended to add dead time to the control scheme, which ensures that one switch is turned off first, only after dead time the second turns on, hence bridge shoot-through can be eliminated.

### III. FIRMWARE IMPLEMENTATION

#### A. Using Microcontroller

We use the LPC1769 ARM as the microcontroller to implement the firmware. The LPC1769 is a Cortex-M3 microcontroller for embedded applications featuring a high level of integration and low power consumption. Being a powerful microcontroller, the LPC1769 has inbuilt modules to create the PWM waves. Even though the basic PWM module is available because of its versatility and efficiency, we use the Motor Control PWM module of the microcontroller. The PWM waves required for all the three

phases and their inverted forms are made using this module. The microcontroller is programmed in such a way that it can control the speed by varying the frequency of the output waveform while keeping the V/f ratio constant. The Motor control PWM module is a powerful module present in the LPC1769 which is dedicated to AC and DC motor control applications. The module contains inbuilt registers for varying the PWM duty cycle, time period, and also to insert dead time. The module also provides different interrupts.

The module is initialized and set up to create interrupts on every match with the sine table value. The user program is written in the ISR to avoid timing issues. Writing the program in the ISR will ensure that all the sample values are passed to the MCPWM register in exact same time intervals. Three sine-modulated PWM waves, each 120° phase-shifted from each other, are created using the module. The MCPWM module will automatically create the inverted versions of the waves, which is necessary for driving the inverter. The created waves are shifted and positioned in such a way that over-modulation is completely avoided in the PWM outputs. The user commands are taken through two buttons corresponding to increasing and decreasing the speed. According to the command, the amplitude and frequency of the PWM waves are varied, keeping the V/f ratio constant. The microcontroller is set up to change the frequency of the output wave from 10 Hz to 50 Hz.




Fig 3 Firmware implementation using microcontroller

#### B. Using FPGA

The firmware code in FPGA is developed on the Spartan3 development board of frequency 30 MHz. Programming is done using Verilog code. To write the code, the Xilinx ISE design suite is used. The PWM signal is generated by comparing a sine wave and a triangular wave. The triangular wave is implemented as an up-down counter that counts from 0 to a maximum value M, then to zero. The frequency of the triangular wave, which is the same as the frequency of the required PWM signal, is given by

$$f_t = f_{FPGA} / 2M$$

Where  $f_t$  is the frequency of triangle wave,  $f_{FPGA}$  is the frequency of FPGA board and  $M$  is the maximum count value of triangle.

Sine is generated using lookup table method. A ramp signal generated by an upcounter that count from 0 to  $n$  is used to take samples of sine data from lookup table. The address ramp signal increment each time when the clock signal reaches the count which is given by

$$\text{Count} = \frac{f_{FPGA}}{(\text{no. of samples } (n) * \text{frequency of sine required})}$$

The firmware is implemented to vary the frequency of sine wave from 10Hz to 50 Hz. Value of count for these extreme frequencies are calculated and depending upon the switch condition S1 and S2 this count value is varied to vary the frequency. The generated sine wave is multiplied by a variable that depends upon the count value to change amplitude such that  $V/f$  remains constant. After multiplication starting value of sine is shifted to the middle of the triangle to keep the average value of the demodulated PWM remains constant. Also the sine wave must remain within triangle wave to avoid over-modulation. Phase shifted sine waves are generated by setting starting point of address ramp at 0,  $n/3$  and  $2n/3$  of different instances of look up table.




Fig 4 Firmware implementation using FPGA

#### IV. HARDWARE DESIGN

The hardware section consists of power circuit, controller, gate driver and induction motor. The Spartan-3 FPGA/ARM board is used as controller. Voltage source inverters are used to generate regulated AC voltage at the output. The operating voltage of the circuit is set to be 400V hence to avoid the risk having the MOSFET rating close to the operation point of the inverter at 400 V. The power circuit is designed using 12A, 500V n channel power MOSFET-IRF 450. MOSFET are voltage controlled devices hence to drive a MOSFET the gate capacitance should be charged to operating voltage which is 9 to 10 volt range. But high voltage on drain of MOSFET upon interaction with gate-drain capacitance can cause problem known as miller effect. MOSFET drivers

are used to avoid this issue. Here IR 2110 IC is used to drive both upper and lower MOSFET in one limb of inverter. IR 2110C has floating circuit to handle this bootstrap operation. Output pin of IR2110C can provide peak currents up to 2 ampere. It can provide fast switching speed. They can operate in switching frequency from few Hz to several hundred KHz.




Fig 5 Inverter schematic

The drive circuit for the MOSFETs is made to work both with low voltage logic. The ports HIN and LIN of the driver are connected to control system. The port SD is for shutting down the IR2110 IC when given 5V. Bootstrap capacitor is used to push the MOSFET gate voltage to its operating voltage. Power dissipation of the gate driver circuit should not be comparable to overall power dissipation.

#### V. RESULTS

The complete hardware system has been developed and tested. After programming the PWM waveform is observed directly and observed after demodulating using a low pass RC filter on CRO. The frequency is varied then  $V/f$  is calculated at different frequencies.




Fig 6 Simulated output for FPGA




Fig 7 Simulated output showing dead time addition




Fig 8 Simulated output showing pwm1d and pwm1b




Fig 9 Filtered output waveforms from FPGA and ARM

TABLE 1 V/F TABLE FOR ARM

Sl. no	Stator voltage (V)	Gate pulse		
		(V)	(Hz)	v/f
1	76	0.48	10	0.048
2	154	0.96	20	0.048
3	230	1.44	30	0.048
4	304	1.92	40	0.048
5	379	2.40	50	0.048

TABLE 2 V/F TABLE FOR FPGA

Sl. no	Stator voltage (V)	Gate pulse		
		(V)	(Hz)	v/f
1	87	0.54	10	0.054
2	168	1.08	20	0.054
3	254	1.62	30	0.054
4	330	2.16	40	0.054
5	383	2.70	50	0.054

These PWM signals are fed into gate driver circuit and the output of the 3 phase inverter are observed by varying frequency. It is clear that both amplitude and frequency of output waves changes depending upon switch condition. A table is formed using these values and the result is tabulated for both Microcontroller and FPGA outputs. From these results it is evident that we are getting constant V/f ratio.

## VI. CONCLUSION

This paper presents a comparison study of induction motor drives using a Microcontroller and FPGA. The main aim of the study was to create a driver circuit and drive the motor using both Microcontroller and FPGA separately and study the results.

From the results it is clear that the induction motor can be successfully driven using both FPGA and Microcontroller. The motor was driven using Microcontroller with a constant V/f ratio of 0.048 and using a FPGA with a constant V/f ratio of 0.054. From the results we can conclude that depends on the application you can choose either Microcontroller or FPGA to drive the induction

motor. FPGA will give more complex and lengthy code but is flexible. User will have full control in setting dead time but controlling over modulation is difficult. Whereas when using microcontroller, coding will be easier but the user has to be within the limits of the PWM module. By careful coding over modulation can be completely avoided in Microcontroller. The designed system was successfully fabricated and tested using both controllers in the laboratory.

## ACKNOWLEDGMENT

We, the authors of this paper express my foremost and deepest gratitude to Mar Athanasius College of Engineering for their help and encouragement.

## REFERENCES

- [1] Puja Talukder, Prashant Kumar Soori, and Benetta Arango in "Speed Control of Induction Motor Drive Using Universal Controller", 2012 IEEE International power Engineering and optimisation conference, Malaysia June 2012
- [2] Farzad Nekoei, Yousef S. Kaviani; Ali Mahani "Three-phase induction motor drive by FPGA," IEEE 19th Iranian Conference on Electrical Engineering, ISSN :2164-7054. Print ISBN:978-1-4577-0730-8, 17-19 May 2011.
- [3] Voltage/Frequency Control of an Induction Motor Using FPGA. International Journal of Emerging Engineering Research and Technology Volume 2, Issue 2, May 2014, PP 101-106
- [4] FPGA Based V/f Control of Three Phase Induction Motor Drives Integrating Super-Lift Luo Converter International Journal of Power Electronics and Drive System (IJPEDS) Vol. 5, No. 3, February 2015, pp. 39340 ISSN: 2088-8694
- [5] Miss. Neha S. Chavan, Miss. Ashwini B. Shinde and Miss. Yugandhara S. Chavan, in "Speed Control of Induction Motor using PWM Technique" International Journal of Engineering Research & Technology (IJERT) Vol. 4 Issue 04, April-2015.
- [6] Miss. Neha S. Chavan, Miss. Ashwini B. Shinde and Miss. Yugandhara S. Chavan, in "Speed Control of Induction Motor using PWM Technique" International Journal of Engineering Research & Technology (IJERT) Vol. 4 Issue 04, April-2015.
- [7] Mrs. Deepali S. Shirke, Prof. Mrs. Haripriya, H. Kulkarni, in "Microcontroller based speed control of three phase induction motor using v/f method" International Journal of Scientific and Research Publications, February 2013.