

Implementation of Low Power and Area Efficient Shift Register by Register Reusing

S. Soundarya¹, K. Prasanna²

PG Student, VLSI, Arasu Engineering College, Kumbakonam, India¹

Assistant Professor, ECE, Arasu Engineering College, Kumbakonam, India²

Abstract: As the Word length of the shift register increases, the area and power consumption also increases. This paper proposes a low power and area efficient shift register by register reusing. In this system the multiple non-overlap delayed pulsed clock signals is used which timing problem between pulsed latches. The small number of pulsed clock signals used by grouping the latches to several subshift registers. Moreover, the similar functional operation of Register Reusing has been explained by using the Twisted Ring counter.

Keywords: Pulsed latches, pulsed Generator, Twisted Ring counter (TRC), Sub Shift Registers.

I. INTRODUCTION

Since 1970's VLSI plays a major role in communication and semiconductor devices. VLSI (Very Large Scale Integration) comprises thousands of transistors on a single IC Chips. VLSI is majorly linked with Low power, Area and Speed. Mainly CPU, ROM and glue logic all these functions are performed on a single VLSI Chip. The Power Consumption is important phenomenon in many applications. VLSI design builds its structures as such as design analysis, design implementation, computer-aided design, simulation, testing. In VLSI modular technology it majorly deals with reducing interconnecting fabricating microchip Area. It is the one where rectangular blocks are constructed by repetitive structures and they are connected by using wiring. For instance, the layout has been partitioned into equal bit slices.

In digital circuits shift registers is used to construct many applications and it is the basic building block. It is constructed by connecting flipflops for data transmission and it is majorly used for shifting the data .flip-flops deals with the timing problem. So inorder to avoid timing problem we used Pulsed latches instead of flipflops. These pulsed latches also deal with timing problem but compared pulsed latches, flipflops produces larger timing problem. Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from one flip-flop becomes the input of the next flip-flop. Most of the registers possess no characteristic internal sequence of states. All flip-flop is driven by a common clock, and all are set or reset simultaneously

A register that allows each of the flip-flops to pass the stored information to its adjacent neighbour. The storage capacity of a register is the total number of bits (1 or 0) of digital data it can retain. Each stage (flip flop) in a shift register represents one bit of storage capacity. Therefore the number of stages in a register determines its storage

capacity. A computer or microprocessor-based system commonly requires incoming data to be in parallel format. But frequently, these systems must communicate with external devices that send or receive serial data. So, serial-to-parallel conversion is required. Generally to produce delay in the circuits The serial in -serial out shift register can be used as a time delay device. The amount of delay can be controlled by: 1. the number of stages in the register 2. the clock frequency .

This paper proposes a N-bit shift Register by using register reusing concept. The pulsed latch has been used to reduce the time delay in the circuits. SSASPL (static sense differential amplifier shared Pulsed Latch) which is the smallest latch with less number of transistors. The same similar operation of latch and flipflop is explained by using twisted ring counter or simply called as Johnson counter.


II. ARCHITECTURE

A. SHIFT REGISTER: The Existing method comprises of the design of the shift register by using pulsed latches. Moreover the Architecture of the shift register consists of pulsed clock generator which is used for generating clock pulses to the latches. Then, it also consists of sub-shift registers blocks and it also contains temporary storage latch to produce some time delay.

B. Ssaspl latch


As shown in the figure(1)static differential sense amp shared pulse latch).It consists of 7 transistors. The latch consists of one cross coupled inverters and it also consists of 3 NMOS transistors (M1-M3). The lowest clock power has been achieved because the pulsed clock signal is shared with one single transistor M1.Thecomplementary data output has been obtained based on the data input D and Db. The three NMOS transistors has been designed as

such transistors has been used to hold the data with four transistors (cross-coupled-inverters). It also needs differential data inputs and pulsed clock signal. If the pulsed clock signal input is high so it updates the data. The node q or qb is pulled down to ground according to the complementary data inputs. The output signals of the first latch (Q1 and Q1b) change correctly, because the input signal of the first latch (IN) is constant during the clock pulse width. On the other hand, the output signals of the second latch (Q2 and Q2b) do not change, because the input signals of the second latch, which are connected to the output signals of the second latch (Q2 and Q2b), change during the clock pulse width. The SSASPL flip the states of the cross-coupled inverters (Q and Qb) by pulling current down through either or during the clock pulse width. The clock pulse width is selected as the minimum time to flip the output signals of the latch (Q and Qb) when its input signals (D and Db) are constant. If the input signals change during the clock pulse width, the time pulling current down through either or becomes shorter than the clock pulse width, so that the latch has not enough clock pulse time to flip the output signals after the input signals change.



Fig(1) Schematic of the SSASPL

C. DELAYED PULSE CLOCK GENERATOR



Fig(2) Delayed pulsed clock generator.

The pulsed clock generator consists of delay circuit AND gate. The delayed pulsed clock generator is useful for generating small pulsed clock signals. The AND gate and

delayed pulsed clock signals are used to generating sharp pulsed clock signals so that summation of rising and falling edge is shorter. The number of latches and clock pulse circuits changes according to word length of the subshift registers.

D.SUB-SHIFT REGISTERS

The M number of stages of sub-shift registers has been used to shift the data through the latches (q1-q5).the temporary storage latch named as T1-TM. It does not produce the same data to the next sub-shift registers it changes according to the input of the bit transferred to the latches. Fig (3)show the block diagram of existing shift registers and fig(4)show the schematic waveform for existing shift register.






Fig (3) Existing Shift Register




Fig(4) Schematic Of Existing Shift Register

E. OUTPUT WAVEFORMS



Fig(5) Waveform of shift register



Fig(6) Waveform of random pulse generator





Fig (9) waveform of random generator

III. PROPOSED ARCHITECTURE


A. REGISTER REUSING

The Register Reusing is the concept introduced in the proposed shift register as shown in fig.7. The number of latches has been reduced. The structure consists of two latches. The shifting of data happens without delay. The structure consists of m-bit sub shift registers. The pulse generator which continuously provides clock pulses to the latches. The operation of the existing shift register is same as performed by the proposed shift register. The same set of registers has reused to shift the data bits. Due to Register Reusing the area time and delay has been reduced greatly in proposed shift register.



Fig(7) proposed shift register

B. OUTPUT WAVEFORMS



Fig(8) waveform of Register Reusing

The similar phenomenon of Register Reusing concept has been explained in testing methodologies. The methodology has been explained by using twisted ring counter. If data volume increases simultaneously it need to change Automatic Test Equipment (ATE). and it requires Additional Test Application Time (TAT). To rectify the above problems we choose built in self test (BIST) and test data compression. The code based scheme compresses test data in the form of code words.

C. TWISTED RING COUNTER

As shown in the fig (8) the Twisted Ring Counter (TRC) Consists of decompressor and multiplexer and scan chains. The TRC consists of flip-flops it is used to store the test data. The R-TRC block has been used to improving reuseable data. (i.e) the feedback and twist characteristics of R-TRC for reusing previously test data. The values used here are the tri-state values. The multiplexer needs feedback and twist mode. The Twistmode data can be selected based on C_in data. The save and change of test data is based on the operation of multiplexer. The decompressor is used to continuously generate the data at a fixed length. scan chain receives the data signals. R-TRC is the general memory block to store the data inputs.





Fig (10) A simple test architecture using the 10-bit R-TRC.

D. ARCHITECTURE

The method consists of Automatic Test Equipment (ATE), Tristate detector, Decompressor, R-TRC, scan chain. ATE is responsible for generating Test Data Inputs (TDI). The range information has been increased and ATE used does not require additional ports.

The tristate detector is that the TDI inputs has been is converted into 2-bit binary value .this conversion is responsible for decompressor and registers to analyse the Hi-Z value. The tristate detector consists of only 6 transistors and it produces two outputs in the form of codes as shown in the fig (10).



Fig(10)Tristate Detector

d. CONTROL AND GENERATOR UNIT





Fig (11) Decompressor for TSC

The code converter has simple combinational logic in order to identify the code data that are outputs of the tristate detector. It has two input and two output ports and its truth table is shown in Table VI.



Fig(12)Proposed Architecture

The *kk*-bit counter helps to control the CGU to enable the shifting operation from the R-TRC to the scan chain, where *kk* is $\lceil \log_2(lSSSS+1) \rceil$. The CGU is responsible for controlling the R-TRC and the scan chain, delivering the decompressed test data to the scan chain, adjusting the suitable clocks among the ATE clock and the internal clock and synchronizing the clocks between the ATE and the internal circuit.

F. OUTPT WAVEFORMS




FIG (13) waveform of twisted ring counter




FIG (14) Waveform of Decompressor

IV. CONCLUSION

The proposed system uses the less number of latches compared to the existing system. The same shifting operation has been done in the Register Reusing concept. Moreover the Twisted Ring Counter explains the similar functional operation of Register Reusing in testing scenario. Thus area time, area and delay consumption has been reduced.

REFERENCES

[1] Anisha D and Mrs. Nirmala Devi. K, " Pulsed Latch Based Low Power and Delay Effective Shift Register Using Trigger Generator", International journal of engineering science and technology, vol 3, issue 5, may 2016.

- [2] A. S. Abu-Issa, "Energy-Efficient Scheme for Multiple Scan-Chains BIST Using Weight-Based Segmentation" IEEE trans, 2016.
- [3] Byung-Do Yang "Low power and Area -Efficient Shift register Using pulsed latches", IEEE Trans. On Circuit and systems vol.62,no.6,june 2015.
- [4] C. K. Teh, T. Fujita, H. Hara, and M. Hamada, "A 77% energy-saving 22-transistor single-phase-clocking D-flip-flops with adaptive-coupling configuration in 40nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2011, pp. 338–339
- [5] S. Heo, R. Krashinsky, and K. Asanovic, "Activity-sensitive flip-flop and latch selection for reduced energy," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 9, pp. 1060–1064, Sep. 2010.
- [6] J. Irith Pomeranz, "Static test compaction for circuits with multiple independent scan chains", IET Comput. Digit. Tech., 2016, Vol. 10, Iss. 1.
- [7] Nikitha.N, Pramod Mutalik, "Front end Design of shift registers using latches", International Research Journal of Engineering and Technology (IRJET), Volume: 03 Issue: 05, May-2016.
- [8] Sungyoul Seo, Yong Lee, and Sungho Kang, "Tri-State Coding using Reconfiguration of Twisted Ring Counter for Test Data Compression", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015.
- [9] H.-S. Kim, J.-H. Yang, S.-H. Park, S.-T. Ryan, and G.-H. Cho, "A 10-bit column-driver IC with parasitic-insensitive iterative charge-sharing based capacitor-string interpolation for mobile active-matrix LCDs," IEEE J. Solid-State Circuits, vol. 49, no. 3, pp. 766–782, Mar. 2014.
- [10] Syed Zaheer Ahamed, Imthiazunnisa Begum, "Low-Power And Area-Efficient Shift Register Using Digital Pulsed Latches" International Journal & Magazine of Engineering, Technology, Management and Research, Volume No: 3 (2016), Issue No: 1 (January).
- [11] P. Rahul Reddy, "Analysis of Low-Power and Area-Efficient Shift Registers using Pulsed Latch", International Journal of Electronics and Communication Engineering (SSRG-IJECE) – Volume 3 Issue 1–January 2016
- [12] Mutum Arnica & Mr. Amit, "Low-Power and Area-Efficient Shift Register Using Pulsed Latch" Imperial Journal of Interdisciplinary Research (IJIR) Vol-2, Issue-8, 2016.
- [13] T. Shobakar, S. Muppudathi Sutha, "An Optimized Shift Register Using Pulsed Latches" (IJRST) 2016, Vol. No. 6, Issue No. III, Jul-Sep 2016.
- [14] S. Zhang, C. Zhu, J. K. O. Sin, and P. K. T. Mok, "A novel ultrathin elevated channel low-temperature poly-Si TFT," IEEE Electron Device Lett., vol. 20, pp. 569–571, Nov. 1999.
- [15] M. Wegmuller, J. P. von der Weid, P. Oberson, and N. Gisin, "High resolution fiber distributed measurements with coherent OFDR," in Proc. ECOC'00, 2000, paper 11.3.4, p. 109.