

Optimization Of A Full adder Based On FinFET Technology

Utkarsh Tripathi¹, Ms.Tamanna Ashraf Siddiqui²

M.Tech Scholar, ECE Department, Suyash Institute of Information Technology, Gorakhpur, UP, India¹

Assistant Professor, ECE Department, Suyash Institute of Information Technology, Gorakhpur, UP, India²

Abstract: In this paper, an adder circuit are designed in which full adder CMOS is included, are designed using MOSFET in 32nm Technology length and in FinFET Technology with 28 transistors in MOSFET and FINFET. Then, they are simulated using HSPICE and the performance parameters of adder such as average power and delay are determined in both FinFET and MOSFET counterpart. It is observed that FAFINFET gives best results in the form of Average Power consumption and delay.

Keywords: Ripple Carry Adder, FinFET, 32nm

1. INTRODUCTION

As the size of transistors has scaled down, so have many digital applications. [5]Cell phones, laptops, sensors, and many other applications all shrunk in size over the last few decades and they are more and more portable.[6] For this to happen, chips in these digital applications have to be designed to optimize the number of transistors used, the fewer the better.[8][9] In this case, pass transistor logic is an attractive solution because a circuit can usually be implemented in pass transistor logics with around half of the number of transistors required for static CMOS implementation.[10][11] However, pass transistor logic allows inputs to be tied to the source and the drain of a transistor, thus create possible situations where NMOS has to drive a logic 1 and PMOS has to drive a logic 0.[12] Since NMOS is not a good pull up device, the output of a pass transistor circuit will suffer from a voltage drop V_{th} and never achieve a full voltage swing to VDD. With the continuing scaling of supply voltage, this voltage drop cannot be tolerated. [1] The additional back gate of a FinFET gives circuit designers many options. The back gate can serve as a secondary gate that enhances the performances of the front (primary) gate.[14][15] For example, if the front gate voltage is VDD (transistor is ON) the back gate can be biased to VDD to provide bigger current drive, which reduces transistor delay. [3]If the front gate voltage is 0 (transistor is OFF), the back gate can be biased to 0, which raises the threshold voltage of the front gate and reduces the leakage current. [2][3]

2. IMPLEMENTATION OF ADDERS ON MOSFET AND FinFET

Full adder is a unit that adds two numbers and the carry, and generates sum and carry. The full adder circuit adds three one-bit numbers (A,B,Cin) and outputs two one-bit numbers (S,Cout). [7] The logic circuit of full adder is shown in figure 1 and the truth table is shown in table 1.




Figure 1: Logic Circuit of Full Adder

Table 1: Truth Table of Full Adder

Input bit for number A	Input bit for number B	Carry bit input C _{IN}	Sum bit output S	Carry bit output C _{OUT}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

The full adder is realized using MOSFETs as shown in figure 2:




Figure 2: Realization of Full Adder using MOSFETs

The simulated output of full adder is shown in figure 2. In the figure 3 given below, the first three waveforms represent two inputs and carry which is zero here. The fourth waveform gives the carry out and the fifth waveform is the sum obtained. The simulated output of the full adder satisfies the truth table given in table 1.




Figure 3: Simulated Output of Full Adder

3. SIMULATION RESULTS

The average power and the delay have been calculated and are summarized below:

Table 2: Comparison of Delay and Average Power in Adders

	Full Adder MOSFET	Full Adder FinFET
Average Power(w)	7.83E-07	1.50E-07
Delay(s)	4.88E-08	1.16E-10

From the above table, it is clear that the performance of the adders has been improved. It is shown more clearly with the help of charts below:




Figure 4: Full Adder Delay




Figure 5: Full Adder Average Power

Figure 4 and Figure 5 clearly show that the performance of FAFinFET is better than FAMOSFET.

4. CONCLUSION

Simulation results show that 28T FA in have improved speed and a lower consumption of average power. The average power and delay is improved by 99.7 % and 80.8% respectively for 28T FAMOSFET and FAFinFET. Technology scaling has provided us with increased circuit performance over the past two decades. However, scaling of conventional transistors beyond the 22nm node is very difficult due to short-channel effects, such as drain-induced barrier lowering (DIBL), sub threshold slope and sub threshold leakage current. DGFETs have emerged as a possible solution to continue technology scaling. Among DGFETs, FinFET have emerged as the most viable solution due to their ease of fabrication.

REFERENCES

- [1] Michael C. Wang, Princeton University “ Low Power, Area Efficient FinFET Circuit Design”, Proceedings of the World Congress on Engineering and Computer Science 2009 Vol IWCECS 2009, October 20-22, 2009, San Francisco, USA
- [2] Junki Kato, Shigeyoshi Watanabe, Hiroshi Ninomiya “Circuit Design of 2-Input Reconfigurable Dynamic Logic Based on Double Gate MOSFETs with Whole Set of 16 Functions”, Contemporary Engineering Sciences, Vol. 7, 2014, no. 2, 87 – 102 HIKARI Ltd, www.m-hikari.com
- [3] R.Rajprabu, V. Arun Raj, R. Rajnarayanan, S. Sadaiyandi, V. Sivakumar “ Performance Analysis of CMOS and FinFET Logic”, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 1 (Mar. – Apr. 2013), PP 01-06
- [4] SAURABH KHANDELWAL, DR BALWINDER RAJ, DR R D GUPTA, “Leakage Current And Dynamic Power Analysis Of Finfet Based 7t Sram At 45nm Technology”, The International Arab Conference on Information Technology (ACIT’2013)
- [5] V Narendar “Design of High-performance Digital Logic Circuits based on FinFET Technology”, International Journal of Computer Applications (0975 – 8887) Volume 41– No.20, March 2012
- [6] KHUSHBOO MISHRA and SHYAM AKASHE “DESIGN DIFFERENT TOPOLOGY FOR REDUCTION OF LOW POWER 2:1 MULTIPLEXER USING FINFET IN NANOMETER TECHNOLOGIES” International Journal of Nanoscience Vol. 12, No. 4 (2013) 1350026 (12 pages)
- [7] Farid Moshgelani, Dhamin Al-Khalili, and Côme Rozon “Low Leakage MUX/XOR Functions Using Symmetric and Asymmetric FinFETs”, World Academy of Science, Engineering and Technology Vol:7 2013-04-26
- [8] Sherif A. Tawfik, Volkan Kursun “FinFET domino logic with independent gate keepers” & 2009 Elsevier Ltd.
- [9] Rinu Pappachan, V. Vijayakumar, T. Ravi, V. Kannan “ DESIGN AND ANALYSIS OF A 4-BIT LOW POWER BARREL SHIFTER IN 20nm FINFET TECHNOLOGY”, The International Journal Of Engineering And Science (Ijes) ||Volume|| 2 ||Issue|| 3 ||Pages|| 17-25 ||2013||
- [10] Neha Yadav “Modelling and Performance Analysis of Various FinFET Based Design Techniques for XOR and XNOR Circuits at 45 Nanometer Regime”, INTERNATIONAL JOURNAL OF ADVANCED ELECTRONICS & COMMUNICATION SYSTEMS Approved by CSIR-NISCAIR ISSN NO: 2277-7318, ISSUE 2 VOL 3, APR-MAY-2014 PAPER ID 130-317-1-SM
- [11] Matteo Agostinelli, Massimo Alioto, Senior Member, IEEE, David Esseni, Senior Member, IEEE, and Luca Selmi, Member, IEEE “Leakage-Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology”, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 2, FEBRUARY 2010
- [12] Indraneel Suryavanshi, Ajit Gangad and Prathamesh Chodankar “Design of 1-bit Full Adder Using FINFET”, International Journal of Applied Engineering Research, ISSN 0973-4562, Vol. 8, No. 19 (2013)
- [13] V. Raj Kumar, A. Alfred kirubaraj “Submicron 70nm CMOS Logic Design With FINFETs”, V. Raj Kumar et. al. /International Journal of Engineering Science and Technology Vol. 2(9), 2010, 4751-4758
- [14] A. Amara, “Planar Double gate Transistor”, Springer, 2009
- [15] Jean-Pierre Colinge, “FinFETs and Other Multi-Gate Transistors”, Springer, 2008