ISSN (Online) 2278-1021
ISSN (Print) 2319 5940

IJARCCE

International Journal of Advanced Research in Computer and Communication Engineering
ISO 3297:2007 Certified
Vol. 7, Issue 6, June 2018

High Performance Delta-Sigma Modulator for Neurosensing

Anil Kumar Sahu[1], Sapna Soni[2]

Assistant Professor, Department of Electronic and Telecommunication, SSTC, Bhilai, CSVTU University, Chhattisgarh, India[1]

Student, Department of Electronic and Telecommunication, SSTC, Bhilai, CSVTU University, Chhattisgarh, India[2]

Abstract: Recorded neural knowledge are often corrupted by massive amplitude artifacts that are triggered by a range of sources, like subject movements, organ motions, electromagnetic interferences and discharges at the electrode surface. to forestall the system from saturating and therefore the electronics from non functioning because of these massive artifacts, a large dynamic vary for information acquisition is demanded, that is kind of difficult to attain and would need excessive circuit area and power for implementation. in this paper, we tend to present a high-performance Delta-Sigma modulator beside many design techniques and enabling blocks to cut back circuit area and power. These competitive circuit specifications create this design a decent candidate for building high preciseness neurosensory.

Keywords: Sensor interface; dynamic range; multi-bit quantizer; switched op-amp; Delta-Sigma modulator.

I. INTRODUCTION

Growing considerations for human health have stirred up the development of biomedical devices, akin to biosensors for recording neural spikes, field potentials, Electroencephalography (EEG), Cardiography (ECG), diagnostic technique (EMG), and so on. Figure one shows the diagram during a wireless neural recording microsystem [1], wherever an Analog-Digital Converter (ADC) is employed for digitizing neural information recorded at every electrode. These neural information embody many elements, like Native Field Potentials (LFPs), living thing spikes and motion artifacts. To record these neural information while not saturating from giant artifacts, it needs a good dynamic vary for knowledge acquisition. the need is additional pushed by the requirement to support a lot of refined neurobiology experiments and clinical applications, wherever motion artifacts tend to be a lot of frequent and severe. During this paper, we tend to present a Delta-Sigma ADC for building high preciseness recording microsystems. Compared to recent Delta-Sigma ADC designs [4–9], many techniques are accustomed improve circuit performance in terms of power, precision, area and FOM. (1) .We has used high density Metal-Oxide-Semiconductor (MOS) capacitors to interchange Metal-Insulator-Metal (MIM) capacitors for reducing circuit space. In regards with this, it's necessary to integrate a high preciseness ADC within the recording microsystem. The planned ADC is designed to figure with a 0.6-V offer voltage so as to decrease power consumption. beneath such a low-supply voltage, the input transistors of the differential pairs of the many circuit blocks may go below the edge level, and exhibit nonlinearity. Therefore, a feed forward topology is employed within the proposed design to attenuate this impact.



Figure 1. Block diagram of a wireless neural recording system

ISSN (Online) 2278-1021
ISSN (Print) 2319 5940

IJARCCE

International Journal of Advanced Research in Computer and Communication Engineering
ISO 3297:2007 Certified
Vol. 7, Issue 6, June 2018

II. LITERATURE REVIEW

MasoudRezaei (2015), Exhibited another sigma delta modulator that is planned to diminish management utilization and size in implantable biointerfacing frameworks. anOpamp sharing procedure is used keeping in mind the top goal to process many data in turn. The planned sigma delta modulator incorporates every data severally and stores the coordinated an incentive within a committed capacitance.

Mirbozorgi et al. (2015), introduced a completely unique, utterly coordinated, low-control full-duplex telephone (FDT). diagram of remote Receiver framework to assist high-thickness and duplex neural interfacing applications (high-channel tally invigorating and recording) with lopsided data rates: higher rates are needed for recording (uplink signals) than incitement (downlink signals). [3]

Zou et al. (2013), introduced a very implantable 100-channel neural interface IC for neural action checking. It contains 100-channel easy account front-closes, ten multiplexing progressive estimation enlist ADCs, advanced management modules and power administration circuits. This paper has shown a mili-watt 100-channel neural account interface IC. A double S/H framework style is planned that expands the examining time of the ADC by ten times and viably decreases the framework management by over [*fr1] contrasted with the standard multi-channel neural chronicle framework. A three-arrange easy chronicle chain was executed, that accomplishes ideal framework execution.

LEE et al. (2010), introduced an inductively battery-powered 32-channel remote integrated neural chronicle (WINeR) framework on-a-chip (SoC) to be at long last utilised for a minimum of one very little brazenly carrying on creatures. The inductive powering is planned to work three.Nural Recording framework on-chip for Rat soothe the creatures from conveyance cumbersome batteries utilised as a section of various remote frameworks, and empowers long chronicle sessions. [5].

Agah Ali et al. (2010), displayed an adjustment free, high-determination easy to-computerized device meant for a luminescence detector cluster utilizes progressive sigma-delta tweak to affix the upsides of oversampling with an data multiplexing ability. The determination of progressive modulators may be increased altogether by strategies for a method like broadened checking. within the approach planned during this paper, simple to-computerized change is proficient with a two-advance process in which the lingering mistake from a moment arrange incremental ∑-Δmodulator is encoded utilizing a progressive estimate ADC. [6]

III. CIRCUIT DESCRIPTION

Figure 2 shows the circuit implementation of the projected fourth-order feed-forward Delta-Sigma modulator. we've done a careful choice of applicable switched op-amp structure and MOS capacitance kind for every integrator. (1) as a result of the input-referred noise of the first-stage integrator is directly transferred to the modulator output with a closed-loop gain of close to one V/V, the NMOS input-pair switched op-amp (low noise), the MIM capacitance (perfect linearity) and therefore the parallel-PMOS capacitance (moderate density) area unit used. These permit a lower noise floor, a smaller distortion and the next space efficiency. (2) The NMOS input-pair switched op-amp and series-PMOS capacitance (wide bias voltage vary) area unit adopted within the feed-forward signal summation block to fulfill the need of close to complete input range inp or hotel. so as to suppress the harmonic distortions caused by the series-PMOS capacitance, the output swing of this block is scaled down by five hundredth. (3)

For different integrators, a single-PMOS capacitance (high density) is used to enhance the realm potency effectively. to form positive that the single-PMOS capacitance operates within the saturation region and has smart one-dimensionality, PMOS input-pair switched op-amp is employed, and therefore the input common mode voltage Vcmin2 is about to be zero V. (4) to enhance the SQNR, a completely unique area- and power-efficient resonator theme employing a parallel-PMOS capacitance is projected to understand atiny low constant of 1/50. Compared to a modulator using solely an MIM capacitance, fifty fifth capacitance space is saved within the projected modulator style.

ISSN (Online) 2278-1021
ISSN (Print) 2319 5940

IJARCCE

International Journal of Advanced Research in Computer and Communication Engineering
ISO 3297:2007 Certified
Vol. 7, Issue 6, June 2018



Figure 2.Circuit schematic of the proposed modulator.

IV. RESULTS

The projected modulator was made-up in a 0.18-µm CMOS method. The chip micrograph and circuit testing setup area unit shown in Figure three, wherever the core space is zero.4 mm × 0.6 mm. the standard quantizer and planned quantizer occupy a section of 280 µm × 415 µm and 110 µm × 190 µm, severally. The input is provided by an Audio exactness signal generator, and the output is captured by a logical instrument. There are 2 styles on this chip: Modulator A with the standard quantizer and Modulator B with the planned quantizer. Figures 4-6 show the activity results with a one.0-V provide and a 640-kHz clock. Figure four demonstrates that the planned modulator has AN eighty seven sound unit dynamic vary (14-bit) for digitizing biomedical signals and artifacts. Figure five shows that the pseudo DWA technique will perceptibly suppress in-band harmonic distortions. Figure 6a provides the measured SNDR versus totally different input amplitudes. For Modulator A, the measured peak SNDR and dynamic vary are eighty sound unit and eighty seven sound unit, severally, whereas the entire power consumption is twenty µW with AN FOM of 122 fJ/conversion step. For. Modulator B, the measured peak SNDR and dynamic vary area unit eighty five sound unit and eighty seven sound unit, severally, whereas the entire power consumption is thirteen µW. These specifications correspond to AN FOM of forty five fJ/conversion step. Figure 6b shows the measured peak SNDR at totally different signal frequencies and power supplies.



Figure 3(a) Chip photo of the proposed Delta-Sigma modulator; (b) Circuit testing board.

ISSN (Online) 2278-1021
ISSN (Print) 2319 5940

IJARCCE

International Journal of Advanced Research in Computer and Communication Engineering
ISO 3297:2007 Certified
Vol. 7, Issue 6, June 2018



Figure 4.Measured output spectrums of the modulators versus different input amplitudes. (a) The input is a −92.5-dB, 3-kHz sinusoidal waveform with respect to a 1.0-V reference; (b) The input is a −1.8-dB, 3-kHz sinusoidal waveform with respect to a 1.0-V reference.



Figure 5.Measured output spectrum of Modulator B with/without pseudo DWA. The input is a −4.2-dB, 3-kHz sinusoidal waveform with respect to a 1.0-V reference.



Figure 6.(a) Measured SNDR at different input amplitudes; (b) Measured peak SNDR at different frequencies and supply voltages.

V. CONCLUSION

Data analysis on recorded sequences from each in vivo preparations and epileptic patients suggests that a large system dynamic range is needed to at the same time record each neural activities and artifacts. to satisfy the specified dynamic vary, nonetheless low power operation, this paper presents style analyses, circuit implementation and mensuration of a Delta-Sigma modulator chip. supercharged by a one.0-V supply, the chip can do an 85-dB peak SNDR and an 87-dB dynamic vary once integrated over a 10-kHz information measure. the entire power consumption of the modulator is thirteen µW, that corresponds to an FOM of forty five fJ/conversion step. The competitive circuit specifications create this style a decent candidate for building high preciseness neurosensors.

ISSN (Online) 2278-1021
ISSN (Print) 2319 5940

IJARCCE

International Journal of Advanced Research in Computer and Communication Engineering
ISO 3297:2007 Certified
Vol. 7, Issue 6, June 2018

REFERENCES

[1] Lee, S.; Lee, H.; Kiani, M.; Jow, U.; Ghovanloo, M. An inductively powered scalable 32-channel wireless neural recording system-on-a-chip for neuroscience applications.IEEE Trans. Biomed. Circuits Syst. 2010, 4, 360–371.
[2] Muller, R.; Gambini, S.; Rabaey, J. A 0.013 mm2 , 5 µW, DC-coupled neural signal acquisition IC with 0.5 V supply. IEEE J. Solid-State Circuits 2012, 47, 232–243.
[3] Stevenson, I.; Kording, K. How advances in neural recording affect data analysis. Nat. Neurosci. 2011, 14, 139–142.
[4] Teo, T.; Qian, X.; Kumar, G.; Hwan, Y.; Haridas, K.; Pang, C.; Cha, H.; Je, M. A 700-µW wireless sensor node SoC for continuous real-time health monitoring. IEEE J. Solid-State Circuits 2010, 45, 2292–2299.
[5] Gao, H.; Walker, R.; Nuyujukian, P.; Makinwa, K.; Shenoy, K.; Murmannn, B.; Meng, T. HermesE: A 96-channel full data rate direct neural interface in 0.13 µm CMOS. IEEE J. Solid-State Circuits 2012, 47, 1043–1055.
[6] Zhang, F.; Holleman, J.; Otis, B. Design of ultra-low power biopotential amplifiers for biosignal acquisition applications. IEEE Trans. Biomed. Circuits Syst. 2012, 6, 344–355.
[7] Guo, J.; Yuan, J.; Huang, J.; Law, J.; Yeung, C.; Chan, M. 32.9 nV/rt Hz—60.6 dB THD dual-band micro-electrode array signal acquisition IC. IEEE J. Solid-State Circuits 2012, 47, 1209–1220.
[8] Zou, X.; Xu, X.; Yao, L.; Lian, Y. A 1-V 450-nW fully integrated programmable biomedical sensor interface chip. IEEE J. Solid-State Circuits 2009, 44, 1067–1077.
[9] Park, H.; Kiani, M.; Lee, H.; Kim, J.; Gosselin, B.; Ghovanloo, M. A wireless magnetoresistive sensing system for an intraoral tongue-computer interface.IEEE Trans. Biomed. Circuits Syst. 2012, 6, 571–585.
[10] Shahrokhi, F.; Abdelhalim, K.; Serletis, S.; Carlen, P.; Genov, R. The 128-channel fully differential digital integrated neural recording and stimulation interface.IEEE Trans. Biomed. Circuits Syst. 2010, 4, 149–161.