

International Journal of Advanced Research in Computer and Communication Engineering

Vol. 10, Issue 5, May 2021 DOI 10.17148/IJARCCE.2021.10548

VLSI DESIGN OF A SQUARING ARCHITECTURE BASED ON VEDIC MATHEMATICS

Bhoopalan S¹, Madhavan P², Kamatchikuptha B³, Kamalesh K⁴, Javudheen J⁵

Assistant Professor, ECE, Muthayammal Engineering College, Rasipuram, Tamilnadu¹ Assistant Professor, ECE, Muthayammal Engineering College, Rasipuram, Tamilnadu² UG Student, ECE, Muthayammal Engineering College, Rasipuram, Tamilnadu³ UG Student, ECE, Muthayammal Engineering College, Rasipuram, Tamilnadu⁴ UG Student, ECE, Muthayammal Engineering College, Rasipuram, Tamilnadu⁵

Abstract: In the modern world of digitalization, processing of data in real time requires an increase in the operating speed of a system. In digital epoch, the thirst for high speed is fulfilled by the accomplishment of digital multipliers. Multipliers play a fundamental role in many high-speed applications where the complex multiplications are carried out by squaring operations. Vedic Mathematics is a part of Atharva Veda which deals with the easiest methodology for all types of arithmetic calculations. Dvanda Yoga is one of the squaring algorithms of Vedic Mathematics. In this project, the design is simulated and realized with the help of Xilinx 9.2i.

Keywords: Multiplication, Squaring Architecture, Vedic mathematics, Xilinx 9.2i.

I. INTRODUCTION

In arithmetic operation Multiplication is an important fundamental function and operations which are based on Multiplication. The speed of calculations of operations are increase by so many operations which are based on multiplication like Multiply and Accumulate (MAC) and computation intensive arithmetic function (CIAF), convolution, FFT, filtering and in microprocessor & microcontroller's arithmetic and logical unit. Vedic techniques are very fast and logical its Vedic mathematics approach is totally different and considered very close to the way a human mind thinks and works. Very-large-scale integration (VLSI) is the process of creating an integrated circuit (IC) by combining thousands of transistors into a single chip. VLSI began in the 1970s when complex semiconductor and communication technologies were being developed. Before the introduction of VLSI technology, most ICs had a limited set of functions they could perform. An electronic circuit might consist of a CPU, ROM, RAM and other glue logic. VLSI lets IC designers add all of these into one chip.

II. PROPOSED SYSTEM

Multipliers being the key components of various applications and the throughput of applications depend on Arithmetic and logic units (ALU), Digital signal processing blocks and Multiplier and accumulate units. Vedic Multiplier has become highly popular as a faster method for computation and analysis. So that the latency of conventional multiplier can be reduced. The Multiplication of two numbers as shown in Fig 4.1 Formula Used (A) is First Number and (B) is Second Number. The Process (Right to Left) Vertical Multiplication of first digit and last digits of both the numbers are square and this two number with two multiplication.

III. WORKING PRINCIPLE

The Vedic algorithms are very useful in designing digital multiplier to reduce calculation time or to increase the speed of multiplier. Vedic multiplier makes the calculation of data very fast as compared to simple multiplier for complex

IJARCCE

This work is licensed under a Creative Commons Attribution 4.0 International License

IJARCCE



International Journal of Advanced Research in Computer and Communication Engineering

Vol. 10, Issue 5, May 2021

DOI 10.17148/IJARCCE.2021.10548

multiplication. The conventional multiplication method generates partial products to produce output, in the technique of Vedic multiplier the number of partial products generated is less.



Fig. 1 Block Diagram of Proposed of Vedic Multiplier

IV. MATERIALS AND METHODS

Software used in this project are Xilinx 9.2i software

CARRY SAVE ADDER

Carry Save Adder The carry save adder seems to be the most useful adder for our application. It is simply a parallel ensemble of k full-adders without any horizontal connection. Its main function is to add three k-bit integers A, B, and C to produce two integers C 0 and S such that

$$\mathbf{C} \mathbf{0} + \mathbf{S} = \mathbf{A} + \mathbf{B} + \mathbf{C}.$$

Copyright to IJARCCE

IJARCCE

IJARCCE



International Journal of Advanced Research in Computer and Communication Engineering

Vol. 10, Issue 5, May 2021

DOI 10.17148/IJARCCE.2021.10548



Fig. 2 Block Diagram of Carry Save Adder

V. RESULT AND DISCUSSION

INPUT



Fig. 3 Proposed Multipler input

OUTPUT



Fig. 4 Proposed Multipler output

Copyright to IJARCCE

IJARCCE

IJARCCE



International Journal of Advanced Research in Computer and Communication Engineering

Vol. 10, Issue 5, May 2021

DOI 10.17148/IJARCCE.2021.10548

The designs of Proposed Multipler System Have were successfully simulated using Xilinx 9.2i software. The design of simple combinational circuits was acquired perfectly through gate behavior observation and considerations. As shown in fig. 3 Multipler input and fig. 4 Multipler output was also found out that practical results recorded were corresponding to theoretical results so every practical observation matched it is expectation thus the practical results were exactly the same as the theoretical results. The combination circuit connection was perfect and all the other connections that were made gave all the rights

REFERENCES

Cristian Violatti "The Vedas", Ancient history Encyclopedia. Retrieved from https://www.ancient.eu/The_Vedas/ (January [1] 2013) International journal

[2] G. Ganesh Kumar, V. Charishma "Design of high speed vedic multiplier using vedic mathematics techniques" of scientific and research publications, Volume 2, Issue 3, march 2012 ISSN: 2250-3153

[3] M. Ramalatha, K. Deena Dalayan, P. Dharani, S. Deborah Priya, "High Speed energy efficient ALU design using Vedic multiplication technique" IEEE International conference on Advances in computational tools for Eng. Applications. Pages: 600-603, DOI: 10.1109/ACTEA.2009.5227842, July 2009. [4] Jagadguru Swami Sri Bharath, Krisna Tirathji, "Vedic mathematics or Sixteen simple sutras from the Vedas", Motilal Banarasidas, Varanasi (India), 1986.

[5] A.Deepa and C. N. Marimuthu, "Design of high speed Vedic square and Multiplier Architecture Using Yavadunam Sutra", Sadhana-Indian Academy of Science, vol. 44, no. 9, pp. 110, 2019.