

Vol. 10, Issue 6, June 2021 DOI 10.17148/IJARCCE.2021.10622

# Comparative Analysis of Fast Adder Circuit

Pradnya Morey<sup>1</sup>, Ms. S.P.Balwir<sup>2</sup>, Mr.N.S.Panchbuddhe<sup>3</sup> Ms. K.R.Katole<sup>4</sup>

Asst.Prof.,ETRX,DBACER, Nagpur,India<sup>1-4</sup>

**Abstract:** Digital systems are the most important part of VLSI industry. To ensure fast computation fast circuits are required. Adders are the key component of digital design. This paper refers to the comparative analysis of various Adder circuits based on the parameters like propagation delay, no. of Look up tables utilized, no. of Input Output Blocks required and total memory utilization of adder circuit. The adder circuits like Carry Save Adder, Ripple Carry Adder and Carry Look ahead Adders are designed & simulated for 4 inputs each of 4 bit addition operation using XILINX ISE 9.2i.

Keywords : Carry Save Adder, Carry Look ahead Adder, VHDL Simulation.

## I. INTRODUCTION

Now-a-days, Digital Image Processing has wide application in day to day life. It has become key component in many consumers, communications, medical, and industrial products. Digital signal processing applications require high computational performance due to their real-time characteristics. Very high speed integrated circuit Hardware Description Language (VHDL) can be used to model a digital system at many levels of abstraction, ranging from algorithmic level to the gate level. The complexity of the digital system being modeled could vary from that of a simple gate to a complete digital electronic system.

The digital system can also be described hierarchically; timing can also be explicitly modeled in the same description. The VHDL language can be regarded as an integrated combination of the following languages; Sequential language, Concurrent language, Net list language, Timing specifications, and Waveform generation language. The high computational performance depends upon the basic components of the systems. Adder is mostly used as a basic building block in digital systems.

The rest of the paper is organized as follows: section II briefly describe about various adders and explains detailed architecture of different types of adder circuits, In Section III the simulation result and the performance of the circuits are shown. Finally, Section IV concludes the paper discussing the analysis of the circuit based on the performance parameters.

# **II.** ADDER CIRCUIT

An adder is a combinational circuit that performs the arithmetic sum. A half adder circuit is used to perform addition of two bits and produces sum and carry as an output. But due to limitations on addition of carry input a full adder circuit is used which provides facility to add carry bit and produces sum and carry as an output. Various other Adder circuits are:

## ADDER CIRCUIT DESIGN

# 1. Carry Look Ahead Adder

In this section, the basic design structure has been discussed. The carry look-ahead logic uses the concepts of generating and propagating the carry bit [3]. The carry-look-ahead adder calculates the carry signals in advance, based on the input signals. It is based on the fact that a carry signal will be generated in two cases: (1) when both bits  $a_i$  and  $b_i$  are 1, or (2) when one of the two bits is 1 and the carry-in (carry of the previous stage) is 1. The basic idea of CLA is computing the carries simultaneously.i.e.all the carries in the same group are computed at the same time.



Fig1. Carry Look Ahead Adder ckt

**Copyright to IJARCCE** 





Vol. 10, Issue 6, June 2021

DOI 10.17148/IJARCCE.2021.10622

The expressions are :

SUM, Si=Pi ⊕Ci

Carry\_out, Ci+1=Gi+CiPi

Carry Propagates, Pi=Ai ⊕Bi

Carry generates, Gi=Ai.Bi



Fig.2. Gate level architecture of 4 bit Carry Look Ahead Adder

From above architecture it is seen that the carry out bit Ci+1 will be available after 4 delays.

# 2. Ripple Carry Adder



Fig.3.Ripple Carry Adder

Ripple Carry Adder can be constructed by connecting full adders in cascade. The carry output from each Full adder is connected to the carry in of each Full Adder in chain as shown in fig.3. Thus in RCA the carry ripples through the 4 full adders to appear at the output, while the sums are available after 2 XOR delay. The output is known after the carry generated by the previous stage is produced. Thus the sum of MSB (most significant bit ) is available only after the carry signal has rippled through The stages of full adder i.e. from least significant bit to most significant bit. A considerable delay is measured when final sum & carry is available [2]. Figure 3 shows the interconnection of four full adder (FA) circuits to provide a 4-bit ripple carry adder. It is seen from Figure 3 that the input is from the right side because the first cell traditionally represents the least significant bit (LSB). Bits x0 and y0 in the figure represent the least significant bits of the numbers to be added. The sum output is represented by the bits So-S3.

## **Copyright to IJARCCE**



Vol. 10, Issue 6, June 2021

DOI 10.17148/IJARCCE.2021.10622

## 3. Carry Save Adder

In situation where we have a lot of numbers to add like Multiplication (adding partial products) & accumulation loop, we can defer the propagation of carries until the last addition. There are many cases where it is desired to add more than two numbers together. The Carry Save Adder [6] reduces the addition of 3 numbers to the addition of 2 numbers. The propagation delay is 3gates irrespective of the no of input bits The straightforward way of adding together m numbers (all n bits wide) is to add the first two, then add that sum to the next, and so on. This requires a total of m - 1 additions, for a total gate delay of O (mlg n) (assuming look ahead carry adders). Instead, a tree of adders can be formed, taking only O (lgm  $\cdot$  lg n) gate delays. Using carry save addition, the delay can be reduced further still. The idea is to take 3 numbers that we want to add together, x + y + z, and convert it into 2 numbers c + s such that x + y + z = c + s, and do this in O (1) time. The reason why addition cannot be performed in O (1) time is because the carry information must be propagated. In carry save addition, we refrain from directly passing on the carry information until the very last step [1].



Fig.4 Carry save Adder



Fig.5. A 4 bit Carry Save Adder

The carry-save unit consists of n full adders, each full adder computes a single sum and carries bit based on the corresponding bits of the three input numbers as shown in fig 4. The entire sum can then be computed by shifting the carry bit left by one place and appending a 0 to the MSB (most significant bit) of the partial sum Sequence. This process can be continued indefinitely, adding an input for each stage of full adders, without any intermediate carry propagation [1][2]. These stages can be arranged in a binary tree structure, with cumulative delay logarithmic in the number of inputs to be added, and invariant of the number of bits per input. The main application of carry saves algorithm is, well known for multiplier architecture is used for efficient CMOS implementation of much wider variety of algorithms for high speed digital signal processing .CSA applied in the partial product line of array multipliers will speed up the carry propagation in the array.

**Copyright to IJARCCE** 



Vol. 10, Issue 6, June 2021

## DOI 10.17148/IJARCCE.2021.10622

# **III. SIMULATION RESULT**

For experimental simulation of the different adder circuits, the codes are written in VHDL and simulated using Xilinx ISE9.2i.

The 4 inputs x0 y0, x1 y1, x2 y2, x3 y3 is given to all types of adder. And sum results are observed .To carry out synthesis & simulation Xilinx ISE 9.2i is used. The FPGA used is Virtex 5 (xc5vlx50t-3ff1136).The simulation results are as follows-



Fig.6.Addition result of 4,4-bit nos. using CLA

Xiles - ISE - C/UE4exS21/RC_440	DERIRC_44DDERise - [5	inulation)	)		Married Wo	a fear locarest	-	and the second second				- 6 -
Efe Edit View Project Source Process TestBench Simulation Window Help												
00% 000 00 000	XING	pp;	(X 🌶 🖬	3	800/	N 🕺			2 <b>8</b> 1111	91 🕴		
↔ [Ξ일 필월]49	\$% 8 8 K 6	0	22 1	610	1 6 1 1	1000 💌 re						
Sources X Sources for: Behavioral Smulation	Current Simulation		100		920		940		960		930	100
HC_4RDER												
B Ren the in the feal	84 rum1[31]	419										
o Defension to be seen	num 1(3) م	1										
Score         Stapping         Stapping         Stapping           Image: Stapping         X         X         X           Image: Stapping         X         X         X	[2]1mm											
	👌 num 1[1]	0										
	[[]1mm	1										
	🖬 😽 rum2(31)	41E										
	👌 rum2(3)	1										
	<mark>≩]</mark> rum2(2)	1										
	i num2(1)	1										
	num2[0]	0										
	B (100)	4h7										
	👌 sum(3)	0										
	31 sum[2]	1										
	👌 sun(1)	1										
	6] sum(0]	1										
	👌 салу	1										

Fig.7.Addition result of 4, 4-bit nos. using RCA

Think - ISE - CIVILINGSYCER, 468	dd ca fait add ize - 1	Smulato	1		Sec. 1		-			1.0		000	8
E File Edit View Project Source	Process TestBerch 1	indato	n Window Hel	2									188
000000000000000000000000000000000000000	X 10 04 2	80)	(XPIRI	N 8 8 0	10 28	0 🙀		• • • •	81110	2 9 0	0		
<   11282 4%	33333	2	techi	0 1 4 1 1	I 1000 .	- 11							
Sources X													
Sources for: Behavioral Simulation 📼	Current Simulation		800		925		940		665		680		1003
Cisa_4bt_add	Time: 1000 ns												
□ □ xc5vb50-3#1153	🛛 😽 inputa(3.0)	418						4hi					*
a Carlerian instantan	inputa(3)	1											
()	inputa(2)	0											
Sources and Snapphot D Libraries	inputa(1)	0											
	🚺 inputa(0)												
Processes A	🖬 🚮 inputb(310)	414											
i area det the . rea det the des	🔳 😽 canyin(3 0)	418											
B(resta [10]	👌 caryin(3)	1											
(inputb [20]	oanyin(2)	٥											
- Carryin (20)	💦 cattyin(1)	0											
- Caryout [3:0]	🚺 carryin(0)												
Wischool (20)	🛚 😽 canyou(30)	418											
a set along a set	Sumout(3.0)	414											
	💦 sumout(3)	0											
	💦 sumout(2)	1											
	👬 sumou(1)	0											
	sumout(0)	0											
< >		4	1										
CProcesses 🔤 Sin Herarchy 🕫	T Design Summary	10 cm	Div bis 16	Cos At the ft	w 🔤 Smuleto	n							
This is a life version	a of 157 Similar	LAP.											
Similator is doing circuit initialization process.													
Finished circuit init	ialization prop	122.											
2													
Bout Som 33		100		De Canada ana i	A 44								'
Course Open T	reninga 🔤 ici she			an canade roady	0.04								

Fig.8.Addition result of 4, 4-bit nos. using CSA

**Copyright to IJARCCE** 

IJARCCE



International Journal of Advanced Research in Computer and Communication Engineering

Vol. 10, Issue 6, June 2021

### DOI 10.17148/IJARCCE.2021.10622

#### TABLE I: Simulation Result Analysis

Туре	Paramet er	% Utilization	% Delay	Total Memory Usage		
CLA	LUT	6/28800=0%	4.065 mg	305808 kilobytes		
CLA	IOB	14/560=2%	4.065 ns			
RCA	LUT	6/28800=0%	4.000	306000 kilobytes		
	IOB	13/560=2%	4.233ns			
CSA	LUT	8/28800=0%	2 279ng	306000 kilobytes		
4 BIT	IOB	20/560=3%	5.576118			
CSA 16 BIT	LUT	17/28800=0%	5.405 ns	306256 kilobytes		
	IOB	22/560=2%				

# **IV.** CONCLUSION

For fast application, faster device is required. From above simulation results it is seen that Carry Save Adders are the faster adders as the % propagation delay for operation is minimum i.e. 3.37 ns compared to other adders such as Carry Look Ahead Adder which is 4.005 ns and Ripple Carry Adder i.e.4.233 ns. In RCA delay increases linearly with the bit length. Hence it is not efficient when large bit numbers are used. In CLA due to simultaneous computing of carry signal the carry delay problem is reduced. Also the utilization or memory for operation is similar for RCA & CSA i.e. 306000 Kb. A 16 Bit Carry Save Adder is designed for which delay is 5.405ns & memory utilization is 306256 Kb.

### REFERENCES

[1] Rajender Kumar, Sandeep Dahiya," Performance Analysis of Different Bit Carry Look Ahead Adder Using VHDL Environment", International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 4, July 2013

[2] R.UMA,Vidya Vijayan, M. Mohanapriya, Sharon Paul, "Area, Delay and Power Comparison of Adder Topologies" International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.1, February 2012C. Y. Lin, M. Wu, J. A. Bloom, I. J. Cox, and M. Miller, "Rotation, scale, and translation resilient public watermarking for images," IEEE Trans. Image Process., vol. 10, no. 5, pp. 767-782, May 2001.

[3] Hoang Q. Dao, Vojin G. Oklobdzija, "Application of Logical Effort on Delay Analysis of 64-Bit Static Carry-Look ahead Adder" 35th Annual Asilomar Conference on Signals, Systems and Computers Pacific Grove, California, November 4-7, 2001

[4] Jagannath Samanta, Mousam Halder, Bishnu Prasad De," Performance Analysis of High Speed Low Power Carry Look-Ahead Adder Using Different Logic Styles", International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-2, Issue-6, Jan- 2013
[5] Maroju SaiKumar Dr. P.Samundiswary," Design and Performance Analysis of Various Adders using Verilog", International Journal of Computer Science and Mobile Computing Vol.2 Issue. 9, September-2013, pg. 128-138

[6] Amita, Mrs. Nitin Sachdeva,"Design and analysis of Carry Look Ahead Technique", IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-ISSN: 2278-2834,p- ISSN: 2278-8735. Volume 9, Issue 2, Ver. VII (Mar - Apr. 2014), PP 92-95