



APB PROTOCOL COVERAGE-BASED VERIFICATION USING UVM

Dhanush M¹, Dr. Sunil T D², Dr. M Z Kurian³

¹ PG Student, Dept of ECE, Sri Siddhartha Institute of Technology, Tumkur, Karnataka.

² Associate professor, Dept of ECE, Sri Siddhartha Institute of Technology, Tumkur, Karnataka

³ Head of the Department, Dept of ECE, Sri Siddhartha Institute of Technology, Tumkur, Karnataka

Abstract: As a part of VLSI technology, millions of transistors are integrated into a single chip called a system on chip (soc). AMBA protocol is much popular protocol for communication of soc component. AMBA was introduced by ARM for on chip communication. AMBA protocol has sub members like AHB, APB, and AXI etc. The APB is used for low bandwidth applications like timer, SRAM, UART etc. Here in this project, mainly focus on design and verification of APB protocol using UVM, a standard verification methodology nowadays. Also this project involves in creation of coverage report for functionality check of the test bench environment, and also taking coverage report and analysing the design is covered 100% wrt test bench.

Keywords: AMBA, AHB, APB, UVM

INTRODUCTION

IC's are created by combining millions of transistor into single chip using Very Large Scale Integration. When microchips became widely used in 1970, VLSI technology emerged, allowing for the rapid advancement of both semiconductor and telecommunications technologies. Most integrated circuits (ICs) had a restricted functionality prior to VLSI technology. The electrical circuit is made up of logic circuits, RAM, and ROM. These are all combined into a single chip using VLSI technology. An SOC, or single-chip integrated circuit, incorporates the complete component.

The Advanced High-Performance Bus, Advanced System Bus, and Advanced Peripheral Bus are the three main parts of the AMBA bus design. A high performance bus with a larger bandwidth is AMBA AHB or ASB. These components that need more bandwidth, such as high-bandwidth on-chip RAM, high-performance ARM processors, and high-bandwidth external memory, connect to AHB or ASB. AMBA Components including UART, SRAM, DPRAM, keypad, and timer are connected to APB, which has a reduced bandwidth and performance level. The bridge serves as a conduit between AHB or ASB and APB. Therefore, every device linked to APB acts as a slave, and the Protocol Bridge for APB acts as a master. Figure 1.1 below shows the AMBA architecture review.




Figure 1.1 AMBA Bus Architecture



APB Block Diagram




Figure 1.2 Block Diagram of APB Master

APB belongs to AMBA family for low frequency application. APB consists of APBbridge/master and APB slave. Figure 1.2 represents the block diagram of APB master.

APB slave

Figure 1.3 shows Block Diagram of APB slave. APB is simple interface, less complex, low bandwidth non pipelined on chip communication protocol.




Figure 1.3 Block Diagram of APB Slave

Verification Methodology

Verification has most vital role in VLSI. The goal is to create bug free RTL Design, it seeks for bugs in design in early stage. Around 70% of time is consumed for verification in RTL process. Due to rise in number of transistor within the chip, the design complexity has increased. This increases the probability of occurrence of error within the design.




Figure 1.4 RTL Design Flow

Universal Verification Methodology

UVM is most commonly used verification methodology for RTL (register transfer level) design. UVM is an extended methodology from System Verilog. It consists of base class libraries. The verification engineer can create different test scenarios by extending these library classes. UVM also provides many other verification features such as factory for object creation, using macros for complex function, reporting mechanism, phasing, configuration etc.




Figure 1.4 UVM class Hierarchy



UVM Architecture




Figure 1.6 UVM Architecture

Sequence item: sequence item is extended from `uvm_sequence_item`.

Sequence: A sequence is created by extending the `uvm_sequence`. It generates a series of sequence items and sends them to the driver via the sequencer.

Sequencer: The sequencer regulates the flow between the sequence and the driver. The user uses TLM ports to connect between the driver and the sequencer.

Driver: The driver is extended from `uvm_driver`, which has `get_next_item` and `item_done`. It drives the DUT.

Input Monitor: It acts as a reference module. Verification engineers write reference logic. Inputs which simulate the DUT are sent from the driver to the reference module using TLM ports.

Output Monitor: The output monitor captures the outputs of the DUT via the virtual interface and sends them to the scoreboard for comparison.

Agent: An agent is extended from `uvm_agent`. An agent contains a driver, a sequencer, and a monitor.

Scoreboard: The scoreboard is extended from `uvm_scoreboard`. It compares the expected value and the actual value.

Environment: The environment is extended from `uvm_env`. The environment is a container for active and passive agents, a scoreboard, etc.

Testbench: The `uvm_test_bench` is called by the `run_test()` method. The DUT is the design under test, which is an actual design.

Interface: The interface is a communication block between the DUT and the testbench. It consists of input and output signals.

Top: The top module contains the testbench, the interface, and the DUT.



RESULT AND DISCUSSION

Output Waveform of APB protocol:




Figure 1.7 Waveform of APB Protocol

Figure 1.7 shows the waveform of APB Protocol. Here based on psel and penable the write and read transaction are performed, we are generating ten address (00,01,.....09) and we perform write operation for all these ten address, then we perform read operation from all these address. pwrite set the read or write operation. If the write and read data matches APB is functionally verified.

Coverage Output

Figure 1.8 shows the coverage of APB, report shows how much percentage of design and top module is covered. The design covers 91.47% of the total code.




Figure 1.8 Functional Coverage of APB

Code Coverage report

This below figure 1.9 shows code coverage report of APB. It is a report for interface, DUT, and testbench coverage




Figure 1.9 Code Coverage report of APB

CONCLUSION:

The APB has designed and verified using UVM. The waveform result from synopsis conclude the functionality of APB, the coverage report are taken to check design to the test bench of APB. Thus, APB design and verification is successfully.

REFERENCES:

- [1].“Design and verification of advanced peripheral bus protocol using uvm” by PavaniYammanuru, M. Amaranath
- [2].“ Design and verification of AMBA APB protocol” international journal of computer application article entitled design and verification of AMBA APB protocol.
- [3].“Design and verification analysis of APB3 protocol with coverage” by akhilesh kumar and richasinha international journal of advances in engineering & technology, Nov 2011
- [4].AMBA specification <https://www.arm.com>
- [5].ARM- an AMBA specification overview
- [6]. <https://www.chipverify.com/uvm/uvm-tutorial>
- [7].Virtual Socket Interface Alliance. <http://www.vsi.org>.
- [8].ARM.Advanced micro-controller bus architecture specification. <http://www.arm.com/armtech/AMBA spec, 1999>.
- [9].Open Core Protocol Intel Partnership Association Inc. Open core protocol specification. <http://www.ocpip.org, Release 1.0, 2001>.
- [10].IBM. 32-bit processor local bus, architecture specifications. <http://www-3.ibm.com/chips/products/core connect/, version 2.9>.