17



International Journal of Advanced Research in Computer and Communication Engineering

Performance Analysis of Repeater Insertion Technique for Future VLSI Interconnects

Manjula Jayamma¹, Y. Mallikarjuna Rao², Rama Subbaiah Boya¹, N. Ramanjaneyulu³

SVR Engineering college, Nandyal, Andhra Pradesh-518501, India¹

Santhiram Engineering College, Nandyal, Andhra Pradesh-518501, India²

Rajeev Gandhi Memorial College of Engineering and Technology, Nandyal, India³

Abstract- In Nanometer regime, process variation and circuit aging cause remarkable and unnecessary and ambiguous circuit system characteristics and the resultant effects on the system design remains a great challenge to the designers. Even though the Guard band design can provide a little protection against these effects yet creates an increased design issues. Hence there is a strong need to equip circuits with the capability of tuning themselves and thereby compensating the variations with a proposed adaptive nature. This work is an effort towards supply voltage adaptation for variation resilience in VLSI interconnects. The main idea is a boostable repeater design that can transiently and autonomously raise its internal voltage rail to boost switching speed. The boosting can be turned on/off to compensate variations. The boostable repeater design achieves fine-grained voltage adaptation without stand-alone voltage regulators or an additional power grid. Since interconnect is a widely recognized cause of bottleneck in chip performance, and tremendous repeaters are employed on chip designs, boostable repeater has plenty of chances to improve system robustness.

Keywords: Interconnects, Process variations, switching time.

I. INTRODUCTION

As technology continues to shrink, process variations can have a significant negative impact on yield due to the wider spread of performance and power consumption. Post-silicon tuning allows the adjustment of device characteristics after a die has been manufactured to compensate for the specific deviations that occurred on that particular die. Power density has become a significant concern in microprocessor design due to the large numbers of transistors integrated in a single die and the increasing clock frequencies[1].

In Nanometer regime, process variations and circuit aging cause remarkable, and often unwanted, uncertainty in circuit system characteristics. Efficiently harnessing the variation effects remains a major challenge to be solved. Guard-bands, if large enough, can ensure that performance specifications are satisfied in the presence of the worst case variations. However, they often entail large design overhead and waste substantial resources, especially power, in typical cases. Statistical techniques are primarily to reduce the pessimism of guard-bands, but cannot reduce the variations [2-5].

A more fundamental strategy is to equip circuits with the capability of tuning themselves and thereby compensating the variations, i.e., adaptive circuit design. This paper is an effort on circuit voltage adaptation for power-efficient resilience to process and aging induced timing variations. In general, an adaptive circuit contains two major components: variation detection and variation compensation. By varying body voltage, transistor threshold voltage can be tuned for either faster switching speed or lower leakage power. The main advantage of ABB is that it can be applied at fine granularities with relatively small overhead. However, its tuning range is limited due to forward-biased junction leakage. Supply voltage adaptation, which is known as adaptive supply voltage (ASV), can compensate variations by changing supply voltage [5-10]. Voltage adaptation is more effective than ABB on power-performance tuning.

A straightforward implementation of fine-grained voltage adaptation usually incurs large overhead on either regulators or power grid (power delivery network). Consider a million-gate chip design, which is not uncommon in modern technology. If individual voltage tuning is applied at the granularity of hundred-gate blocks, one would need ten thousands of voltage regulators, which are evidently impractical [10-12]. Unlike OAB, which relies on dynamic device sizing, our boostable repeater exploits transiently higher voltage rail for speed improvement. Therefore, the extra load presented to timing path from a boostable repeater is significantly smaller. Another related paper is dual- VDD buffer. However, it requires two VDD lines. The boostable repeater design enables fine-grained circuit adaptation, and therefore, power-efficient resilience to variations. It presents limited load overhead to timing paths, and thus has small timing penalty in low power mode. The weakness is that it has significant device area overhead.

International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified \times Impact Factor 7.918 \times Vol. 11, Issue 12, December 2022

DOI: 10.17148/IJARCCE.2022.111203

II. LITERATURE SURVEY

A. Existing Methods

M

There are two main approaches for variation compensation: adaptive body bias (ABB) and supply voltage adaptation. Adaptive body bias (ABB) is a well known adaptive technique which tunes body voltage to control transistor threshold voltage. By varying body voltage, threshold voltage can be varied and It can be applied at fine-granularities also. If variation effect is strong, ABB can either lower transistor threshold voltage to restore performance or increase the threshold voltage to reduce leakage power. Supply voltage adaptation, a.k.a. adaptive supply voltage (ASV), can compensate variations by Changing supply voltage.

ASV has several advantages over ABB. First, ASV can be applied to almost any kind of circuits while ABB is difficult be applied on SOI (Silicon On-Insulator) circuits. Second, the tuning range of ABB is limited because of junction leakage current. The leakage power (PLEAK) and dynamic (switching) power (PD) can be expressed as,

$$P_{leak} = I_{leak} \cdot v_{dd}$$
$$P_{D} = \propto f C v_{dd}^{2}$$

where I_{LEAK} stands for the cumulative leakage current through circuit, a is activity factor, f is operating frequency, and C is for load capacitance. ASV reduces PD as well as P_{LEAK} by tuning VDD. Overall, ASV is a stronger and more sustainable leverage than ABB.

Recently, dual static supply voltage based adaptation techniques are reported they assume that two power supply (VDD) lines are available to a circuit block. The circuit block can be adaptively connected to either high or low VDD through sleep transistors. The difference between the two supply voltages is small so that there is no need to use level shifters as for voltage islands. These works did not show details on how to obtain the two different power supply lines at the same place, which is a difficult task. When the block sizes are small, i.e., in fine granularity, this approach implies nearly doubling of power grid wires. Power grid in modern chip designs is already huge, complex and has very limited room for additional overhead. Both fine-grained ASV and dual static supply voltage require more than one supply voltage regulator and delivery it to on-chip destinations. 2. Option 2: generate it locally using on-chip voltage regulator [12-18]. Both involve voltage regulator which has two categories: switching regulator and linear regulator. Linear regulator is compared to switching regulators, especially when voltage difference between input supply and regulated output is large. Switching regulator can be divided into two categories, switched-mode regulator and switched-capacitor converter. For dual static supply voltage, if one obtains the additional voltage through option 1, there would be a large power delivery network overhead due to duplicated supply lines.

For example, if a half of the entire circuit is powered by the dual static supply voltage, the size of power delivery network would increase by 50%. In current chip designs, the power supply network for even single voltage level is already very complex and heavily loaded. Hence, the room for additional power delivery lines is very small. If one chooses option 2, there are also problems. For linear regulators, small ones with limited output load current capacity is not sufficient to compensate large scale variations while large ones supporting high output load current cause too much power waste as well as stability issues which in turn increase complexity of regulator design [18-25].

For fine-grained ASV, there is no obvious good solution either. If one goes with option 1, the overhead on off-chip regulators would be huge. Consider a chip with a half million gates. If each block of 5k gates has its own ASV, then the chip needs 100 regulators each of which should supply all the 5k gates in each block. Option 2 is far from being practical as well since a large number of on-chip regulators each of which 6powers 5k gates cause either huge area overhead (from switching regulators) or large power waste (from linear regulators).

The main idea is a boostable repeater design that can transiently and autonomously raise its internal voltage rail to boost switching speed. The boostable repeater design achieves fine-grained voltage adaptation without stand-alone voltage regulators or an additional power grid. Adaptive design provides a power-efficient approach to variation tolerance.

19

International Journal of Advanced Research in Computer and Communication Engineering

NΜ

DOI: 10.17148/IJARCCE.2022.111203





Fig. 1 Block diagram of Proposed work





The proposed boostable repeater design is to use a transiently high voltage rail to assist the V_{DD} in high performance mode and simply turn off the high voltage in low power mode. In other words, the low power mode is the same as conventional static CMOS circuits. In the complete layout of the filter can be seen. The four capacitors were fixed at 2 pF, and layout as a doublepolycapacitor. The design procedure followed the method developed. The Simulation results shows that the center frequency has a range of operation from 4.5 MHz and 5 MHz while the quality factor is about 250 (a small variation occurs because the transconductor output resistance).



Fig. 3 Schematic view of boostable Repeater

This speed-up is achieved with the increase of voltage V2 (voltage at node 2) change (the solid line). The rightmost curve of and indicates that the V2 change and the speed-up gain naturally induce more power consumption. These curves provide guidelines to choose the sizes of P2 and Cpump.

Typically, we use 1.7µm width for P2 and 10fF for Cpump. For simulating the carried work Micro wind 4.0 is chosen which gives a design schematic with various layout editors. The basic requirements are Microwind 3– CAD tool, 32 nm layout editors, 32 nm layout analysis tool. The present document introduces the design and simulation of CMOS integrated circuits, in an attractive way thanks to user-friendly PC tools MICROWIND3. The lite version of these tools only includes a subset of available commands. The Lite version is freeware, available on the web site www.microwind.org.

UARCCE

International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified 🗧 Impact Factor 7.918 🗧 Vol. 11, Issue 12, December 2022

DOI: 10.17148/IJARCCE.2022.111203

IV. SIMULATION RESULTS

The simulation results involve the design of conventional repeater and boostable repeater describing the waveforms for different length and width between voltage, time and current. These results show the working functionality of these repeaters for various layout editors.



Fig. 4 Voltage vs Time waveforms of conventional repeater at length & width 70 & 140nm

The Fig 4 shows the voltage versus time waveforms of conventional repeater at length & width of 70 & 140nm. Clock2 signal is input and S3 is output of conventional repeater. The conventional repeater repeats the voltage at input end. Here we get the output S3 is approximately equal to the input signal.



Fig. 5: Voltage vs Time waveforms of Boostable repeater at length & width 70 & 140nm

Here a chain of D-flip flops is taken as application circuit and conventional repeater and boostable repeater circuits are inserted and the results of those circuits are shown below.



Fig. 6 Transistor level diagram of chain of D-flip flops with conventional repeaters

The Fig 6 shows the transistor level diagram of chain of D-flip flops with conventional repeater. Here two negative edge triggered D-flip flops are taken as chain and in between those two conventional repeaters are inserted. And when the clock signal (in3) is low then only the output is raised equal to the input voltage (in2). The output voltage at the second flip flop is approximately equal to the input voltage at the first flip flop.

21

IJARCCE



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified \times Impact Factor 7.918 \times Vol. 11, Issue 12, December 2022

DOI: 10.17148/IJARCCE.2022.111203





The Fig 7 shows the voltage versus time waveforms of Chain of D-flip flops circuit with conventional repeater at length & width of 70 & 140nm. Here in2 is input signal and in3 is clock of D-flip flop, the output signal voltage is approximately equal to the input signal voltage.

The D-flip flop is negative edge triggered, so the output is triggered whenever the clock signal (in3) is negative and we get the output approximately equal to the input voltage. But when conventional repeater is used some glitches are present in the output voltage which is shown in Fig 5.6.



Fig. 8: Glitches in the output of Chain of D-flip flop circuit with conventional repeater

The Fig 8 shows the glitches present in output of chain of D-flip flop circuit with conventional repeater, which are overcome by using Boostable repeater in the place of conventional repeater.



Fig. 9: Voltage vs Current waveforms of Chain of D-flip flops with conventional repeater at length & width 70 & 140nm

The Fig 9 shows the voltage versus current waveforms of chain of D-flip flops with conventional repeater at length and width of 70 & 140nm.



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified \times Impact Factor 7.918 \times Vol. 11, Issue 12, December 2022

DOI: 10.17148/IJARCCE.2022.111203



Fig. 10: Transistor level diagram of chain of D-flip flops with Conventional & Boostable repeaters

The Fig 10 shows the transistor level diagram of chain of D-flip flops with Boostable repeater. Here two negative edge triggered D-flip flops are taken as chain and in between those two conventional repeaters are inserted. And when the clock signal (clk_dff) is low then only the output is raised equal to the input voltage (D_in). The output voltage at the second flip flop is approximately equal to the input voltage at the first flip flop.





The Fig 11 shows the voltage versus time waveforms of Chain of D-flip flops circuit with Boostable repeater at length & width of 70 & 140nm. Here in2 is input signal and in3 is clock of D-flip flop, the output signal voltage is approximately equal to the input signal voltage.

The D-flip flop is negative edge triggered, so the output is triggered whenever the clock signal (in3) is negative and we get the output approximately equal to the input voltage. And Fig 6.14 shows the glitches in the chain of D-flip flop circuit with Boostable repeater.



Fig. 12: Glitches in the output of Chain of D-flip flop circuit with Boostable repeater

Fig 16 shows the glitches in the output of chain of D-flip flop circuit with Boostable repeater. When compared to the conventional repeater glitches are reduced when boostable repeater is used in the palce of conventional repeater.



International Journal of Advanced Research in Computer and Communication Engineering

DOI: 10.17148/IJARCCE.2022.111203



Fig 12: Voltage vs Current waveforms of Chain of D-flip flops with Boostable repeater at length & width 70 & 140nm

	Rise time (ns)	
	Conventional Repeater	Conventional & Boostable Repeater
Individual repeater circuits	0.182	0.055
With chain of D- FF circuit	0.728	0.318
Chain of repeaters with D- FF circuit	1.046	0.929

Table 1.1: Rise time comparison between conventional & boostable repeaters

From the above table, the rise time is less when boostable repeater is used along with the conventional repeaters. So, the switching speed is increased when boostable repeaters used.

VI. CONCLUSION

In this work, a new technique of boostable repeater design is proposed, which can transiently boost its switching speed. This technique can be applied to achieve variation and aging resilience in a power efficient manner. Our approach also significantly outperforms the previous paper on OAB. In future research, this will further investigate the application of boostable repeaters in dynamic power management. The further research over design automation approaches to implement the proposed system in standard design procedures, and minimizing charge leakage from charge pump to maintain boosting capability longer.

REFERENCES

- [1] R. Datta, J. A. Abraham, A. U. Diril, A. Chatterjee, and K. Nowka, "Adaptive design for performance-optimized robustness," in Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Syst., Oct. 2006, pp3-11.
- [2] M. Agarwal, B. C. Paul, M. Zhang, and S. Mitra, "Circuit failure prediction and its application to transistor aging," in Proc. IEEE VLSI Test Symp., May 2007, pp. 277–286.
- [3] X. Liang, G.-Y. Wei, and D. Brooks, "ReVIVaL: A variation-tolerant architecture using voltage interpolation and variable latency," in Proc. IEEE Int. Symp. Comput. Archit., Jun. 2008, pp. 191–202.
- [4] A. B. Kahng, S. Reda, and P. Sharma, "Online adjustable buffering for runtime power reduction," in Proc. IEEE Int. Symp. Quality Electron. Des., Mar. 2007, pp. 550–555.
- [5] C. Venkataiah, N. Ramanjaneyulu, Y. Mallikarjuna Rao, V. N. V. Satya Prakash, M. K. Linga Murthy, N. Sreenivasa Rao "Design and performance analysis of buffer inserted on-chip global nano interconnects in VDSM technologies" Nanotechnology for Environmental Engineering, May,2022. https://doi.org/10.1007/s41204-022-00249-x
- [6] V. Sulochana, C. Venkataiah, Sunil Agrawal & Balwinder Singh "Novel Circuit Model of Multi-walled CNT Bundle Interconnects Using Multi-valued Ternary Logic", IETE Journal of Research, December, 2020. https://doi.org/10.1080/03772063.2020.1864235

UARCCE

International Journal of Advanced Research in Computer and Communication Engineering

DOI: 10.17148/IJARCCE.2022.111203

- [7] C.Venkataiah, V.N.V. Satya Prakash, K. Mallikarjuna and T. Jayachandra Prasad, "Investigating the effect of chirality, oxide thickness,temperature and channel length variation on a threshold voltage of MOSFET, GNRFET, and CNTFET", Journal of mechanics of continua and mathematical sciences, pp 232-244, September, 2019. https://doi.org/10.26782/jmcms.spl.3/2019.09.00018.
- [8] Vijay Rao Kumbhare, Punya Prasanna Paltani, C. Venkataiah, and Manoj Kumar Majumder "Analytical Study of Bundled MWCNT and Edged-MLGNR Interconnects: Impact on Propagation Delay and Area", IEEE Transactions on Nanotechnology, VOL. 18, PP-606-610, June, 2019. https://doi.org/10.1109/TNANO.2019.2920679.
- C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Insertion of optimal number of repeaters in pipelined nano interconnects for transient delay minimization", Circuit systems and signal processing, February, 2019. https://doi.org/10.1007/s00034-018-0876-7
- [10] C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "FDTD algorithm to achieve absolute stability in performance analysis of SWCNT interconnects", Journal of computational electronics, June, 2018. https://doi.org/10.1007/s10825-017-1125-1
- [11] C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Crosstalk induced performance analysis of single walled carbon nanotube interconnects using stable finite difference time domain model", Journal of nanoelectronics and optoelectronics, Vol. 12, pp. 1-10, June, 2018. https://doi.org/10.1166/jno.2017.2300
- [12] C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Signal integrity analysis for coupled SWCNT interconnects using stable recursive algorithm", Microelectronics Journal, volume. 74, pp. 13-23, April, 2018. https://doi.org/10.1016/j.mejo.2018.01.012
- [13] C.V.S. Reddy, C.Venkataiah, V.R.Kumar, S.Maheswaram, N. Jains, S.D. Gupta and S.K. Manhas "Design and simulation of CNT based nano-transistor for greenhouse gas detection", Journal of nanoelectronics and optoelectronics, Vol. 12, pp. 1-9, April, 2018. https://doi.org/10.1166/jno.2017.2133
- [14] C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad, "Impact of Supply and Threshold Voltage Scaling on Performance of Cu and CNT Interconnects", International Journal of Pure and Applied Mathematics, Volume 118 No. 5, pp. 117-126, July, 2018.
- [15] C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad "Effect of line parasitic variations on delay and energy of global on-chip VLSI Interconnects in DSM technology" International conference on Micro-electronics, Electromagnetics and Telecommunications (ICMEET), Lecture Notes in Electrical Engineering 434, pp. 221-228, July, 2018. https://doi.org/10.1007/978-981-10-4280-5_23.
- [16] C.Venkataiah, K. Satyaprasad, T. Jayachandra Prasad "Effect of Interconnect parasitic variations on circuit performance parameters" IEEE International conference on communication and electronics systems(ICCES), Coimbatore, India, pp. 289-292, October, 2016, 978-1-5090-1066-0/16/\$31.00 ©2016 IEEE
- [17] Naru Venkata Mahidhar Reddy, C. Venkataiah "Performance Analysis of a Low-Power High Speed Hybrid Full Adder Circuit" International Journal of VLSI Designs and Communication systems (0757-0760), Volume 109 – No. 4, September 2016.
- [18] C. Venkataiah, M. Tejaswi "A Comparative Study of Interconnect Circuit Techniques for Energy Efficient on-Chip Interconnects" International Journal of Computer Applications (0975 – 8887), Volume 109 – No. 4, January 2015.
- [19] C. Venkataiah, V. N. V. Satya Prakash, V.Neeraja "Performance Analysis of Boostable Repeater in Different VLSI Interconnects and Applications" International Journal of Advanced Research in Computer and Communication Engineering Vol. 3, Issue 11, November 2014.
- [20] C.Venkataiah, C.Vijaya Bharathi, M.Narasimhulu "Power Efficient Weighted Modulo 2n+1 Adder" International Journal of Computer & Organization Trends –Volume 3 Issue 11 Dec 2013.
- [21] K.Venkata Siva Reddy, C.Venkataiah "Design of Adder in Multiple Logic Styles for Low Power VLSI". International Journal of Computer Trends and Technolgy-volumes3 issue3, June, 2012.
- [22] Salendra.Govindarajulu, C.Venkataiah, K.Mallikarjuna, G.Himabindu, C.Snehitha "Design of energy-efficient, high-performance CMOS flip-flops in 65 and 120 nm technology." International Journal of Advances in Science and Technology, Vol.2, No.3, March, 2011.
- [23] C. Pei, R. Booth, H. Ho, N. Kusaba, X. Li, M. Brodsky, P. Parries, H. Shang, R. Divakaruni, and S. Iyer, "A novel, low-cost deep trench decoupling capacitor for high-performance, low-power bulk CMOS applications," in Proc. IEEE Int. Conf. Solid-State Integr. Circuit Technol., Oct. 2008, pp. 1146–1149.
- [24] L. Chang, R. K. Montoye, B. L. Ji, A. J. Weger, K. G. Stawiasz, and R. H. Dennard, "A fully-integrated switchedcapacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3A/mm2," in Proc. IEEE Symp. VLSI Circuits, Jun. 2010, pp. 55–56.
- [25] P. Zhou, K. Sridharan, and S. S. Sapatnekar, "Congestion-aware powergrid optimization for 3D circuits using MIM and CMOS decoupling capacitors," in Proc. Asia South Pacific Design Autom. Conf., 2009, pp.179–184.