International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified ∺ Impact Factor 8.102 ∺ Vol. 12, Issue 4, April 2023 DOI: 10.17148/IJARCCE.2023.12453

# Design of Sample and Hold using 45nm Technology

## Swaroop R<sup>1</sup>, Sumukha P T<sup>2</sup>, Dheeraj<sup>3</sup>, Tanuja R<sup>4</sup>, Swapna Srinivasan<sup>5</sup>

Student, Electronics & Communication Engineering, MITE, Moodabidri, India<sup>1-4</sup>

Senior Assistant Professor, Electronics & Communication Engineering, MITE, Moodabidri, India<sup>5</sup>

**Abstract:** The sample and hold procedure is carried out using a sample-and-hold circuit, also known as a track-and-hold circuit. It is difficult to design these circuits since they must work at the greatest signal levels and speeds. To obtain the best performance, the trade-off between noise and distortion needs to be carefully balanced. ADC is essential for many applications, including wireless communication and digital signal processing, because virtually every real-world analogue signal can be converted into a digital signal using an ADC.

Keywords: Sample and hold, track and hold, Analog-to-Digital Converter (ADC).

I.



### Figure 1: Sample and Hold Circuit.

The present world has various applications for ADC as a result of technological advancement, ranging from RF and wireless communication to biological applications. To connect the analogue signal from the actual world with the digital system, analogue to digital converters is needed. (ADCs). Due to technological innovation, there are many uses for ADC in the modern world, ranging from RF and wireless communication to biological applications. Additional ADC types include successive approximation, Flash, and sigma-delta. LAN interfaces, digital sampling, and radar receivers are a few examples of applications that use flash ADC.

An electrical process known as analogue to digital conversion limits the range of voltage values to a predetermined level. Flash ADC is suitable for applications requiring very large bandwidths because of its quick speed. In order to achieve parallel processing, an array of comparators is employed, increasing power consumption. It is used in radar, digital oscilloscopes, high density disc drives, IoT applications, communication systems, and other devices.

The power consumption of the Flash Analog to Digital converter must be reduced in order to have a functional communication system. Speed, power consumption, latency, and area are the four main design parameters for ADCs. The most crucial components of the flash ADC are its comparators. For an n-bit flash ADC, a 2n-1 voltage comparator simultaneously compares an analogue input signal to a reference value 0

### © IJARCCE This work is licensed under a Creative Commons Attribution 4.0 International License

INTRODUCTION

### International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified 😤 Impact Factor 8.102 😤 Vol. 12, Issue 4, April 2023

### DOI: 10.17148/IJARCCE.2023.12453

### II. METHODOLOGY

Design the sample and hold circuit: A sample and hold circuit typically consists of an input buffer, a switch, a holding capacitor, and an output buffer. The input buffer amplifies the input signal to an appropriate level, and the switch samples the input signal and connects it to the holding capacitor.

The output buffer isolates the capacitor from the input buffer and provides a low-impedance output. The sampling rate is the frequency at which the input signal is sampled. The sampling rate must be high enough to capture the highest frequency component of the input signal, but not so high that it introduces unnecessary noise. The hold time is the amount of time for which the sample and hold circuit holds the sampled value. The hold time must be long enough to allow the output buffer to settle to the held value, but not so long that it introduces unnecessary delay.

Sample and hold circuit is tested and verified, it can be used in various applications such as analog-to-digital conversion, signal processing, and communication systems.

### III. LITERATURE REVIEW

According to **Pavan Ashokrao Kale et al. [1]** This study taught us about low distortion sample and hold circuit design. Making the MOSFET's gate-to-source voltage independent of input voltage is the primary concept underlying preventing distortion. Since it operates without an operational amplifier, the chosen circuit of the current study can operate at high speeds. Moreover, this function lowers power usage. Another benefit is that the transistor device is in some way closed matched to the switching device, which reduces distortion. Moreover, the circuit has no issues with drain-induced barrier lowering (DIBL). In linear systems, sample and hold circuits are employed.

**By Sujata S. Kamate et al. [2]:** The paper provides a thorough study of Efficient Design Methods of Flash ADC for High Speed and Ultra Low Power Applications. The design of a 3-bit high-speed and power-efficient Flash Analog to Digital Converter was explained in the paper. Many inverter-based comparators and based ROM encoders are used in the design and implementation of flash type ADCs. A variety of inverter-based comparators are compared in the proposed study, including the LTE comparators, the single inverter comparator, the single inverter comparator with reference voltage, the comparator for quantizers, the comparator for threshold inverters. These comparators were created using cadence design tools using a library of 180nm technology.

**Tilak Kumar L and others [3]:** ADCs, which are crucial components of digital systems were employed in a variety of applications to improve them and make them perform better than analogue equivalents were discussed by the author in this study. Flash ADC has a variety of applications when analogue signals are transformed into digital signals and then processed in real-time and mixed signal systems ADC is needed. When both a high sample rate and a medium resolution are required, flash ADCs are the preferable design. The Flash ADC is currently the fastest kind, however its implementation calls for a substantial number of integrated circuits. The paper briefed us the simulation results conducted using 180nm technology of Cadence tool.

**Chakradhar Adupa, [4]** High-resolution (16-bit) ADCs are required for data collection and transmission systems. The successive approximation (SAR) ADC is suitable for applications requiring medium to high range resolution. The sample and hold circuit, which is its core portion, is crucial for converting analogue data into its digital equivalent. In this work, a higher bit-size ADC application with a sampling frequency is provided, and a high-speed, low-power sample-and-hold (S/H) circuit architecture is suggested utilising 0.18 m SCL CMOS technology. The operational amplifier's gain is 96.5 dB, phase margin is 770, and UGB is 12 MHz.

For 8-bit magnitude comparison, **Suryasnata Tripathy et al.** [5] offer a unique design. The Cadence 45 nm CMOS process technology is utilised to build the architecture, which is based on pass transistor logic, static CMOS logic, and TG-based logic. The Layout XL editor of the Virtuoso's Cadence EDA tool platform is used to design the layout for the suggested topology.

**Ankush Chunn [6]** Bootstrap technique was used to design and construct an open loop sample and hold circuit that may be used as the front-end sampling circuit for high-speed analogue-to-digital converters. Among the design criteria that have been taken into consideration are harmonic analysis, linearity, noise, speed, power, and resolution. Both simulation and theoretical analysis results are employed. creating the bootstrap circuit in a 0.18-mm and 0.35-mm CMOS process, then contrasting the outcomes. The effective number of bits (ENOB) and signal to noise and distortion ratio (SNDR) have been found to be higher for 0.35 m technology. Nevertheless, these benefits come at the expense of increased power dissipation.



### International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified ∺ Impact Factor 8.102 ∺ Vol. 12, Issue 4, April 2023

### DOI: 10.17148/IJARCCE.2023.12453

**Soliman A and others, [7]** It aims to give an illustration of a sample and hold (S/H) circuit technique that is appropriate for low voltage operation, as well as a sample and hold (S/H) circuit that is appropriate for the electrocardiogram (ECG) signal and a description of a redesigned passive free op-amp sample and hold (S/H) circuit that addresses the induced error.

**Shreeniwas Daulatabad et al. [8]** suggested a unique comparator design for an analogue-to-digital converter that uses double tail architecture and an 8-bit successive approximation register. With the use of an R2R Ladder type digital-to-analog converter, a recently proposed innovative comparator, Successive Approximation registers, Ring counters, and SR-Latch, we developed an 8-bit analogue-to-digital converter.

Tanner EDA tool is used to simulate the circuit utilising Predictive Technology model 70nm Technology. The suggested ADC consumes just 1.3mW of electricity at 2GHz clock frequency and 1.2 volts of supply voltage. The suggested double tail type comparator has little MOSFET stacking and negligible kickback noise, operates well at 1.2 volts of supply voltage, and provides 8-bit precision.

**Gaini Laxman, [9]** Namely, charge injection and clock feed through are two hold mode mistakes. By employing various design methodologies, we are trying to reduce these mistakes. The capacitor begins to charge when a switch in the S/H is activated, and it discharges when it is deactivated. The sampled output signal may experience charge injection, a type of attenuation, as a result of this operation. Clock feed through error may also happen as a result of some overlap capacitance of the gate and drain. The design of several S/H architectures is discussed in this study in order to minimise these mistakes and provide high gain, greater stability, a wider acquisition range, and low power consumption.

A high-speed CMOS Sample and Hold circuit in front of an analogue to digital converter was designed by **Amit Rajput** and Seema Kanathe [10]. (ADC). Linear source follower buffers are used in sample and hold (S/H) circuits at the input and output. Schematic design was done using the Synopsys Cosmos SE software tool, simulation was done using H-Spice, and waveform performance was done using Scope.

**Hasan Molaei et al. [11]** describe a ground-breaking reduced comparator hybrid ADC in this paper. The recommended ADC uses dynamic comparators to convert data at high speed and low power. In order to reduce the influence of offset and kickback noise created by traditional dynamic comparators, a unique low-kickback noise comparator with a high pre-amplifier gain has been created.

On 0.18 m CMOS with a 1.8 v supply voltage, we create two ADCs with 4 and 8 bits of data. In dynamic comparators, the proposed ADC does a high-speed, low-power conversion. In order to lessen the influence of offset and kickback noise of traditional dynamic comparators, a novel comparator with higher pre-amplifier gains and mathematical analysis was provided.

In addition to **Koubao Ding**, [12] A high-speed sample-and-hold circuit design approach is suggested. The hold mode of a sample-and-hold circuit employs a substrate-biasing-effect attenuated T switch. The T type construction, which removes the input-dependent signal feed-through effect, guarantees strong linearity performance.

The construction of a sample-and-hold circuit appropriate for a 12bit, 100 MHz Pipelined ADC uses the SMIC 0.13 m Standard CMOS technology. The signal-to-noise and distortion ratio (SNADR) and spurs-free dynamic range (SFDR) of the sample-and-hold circuit are 85.5 and 92.87 dB, respectively, under the Nyquist input frequency, according to the findings of the Specter simulation.

**Wang Zhenhua** [13] In a typical fast sample-and-hold circuit (SHC), the acquisition time required to charge the hold capacitor to the input level essentially determines the sample rate. The sample rate of the novel circuit architecture described in this research is solely based on the hold time. In terms of clock-feedthrough, the SHC itself is equivalent to a dummy-switch-compensated SHC.

**Rony Antony et al. [14]** claim that a Floating-point comparison is a fundamental arithmetic operation in a DSP processor. The current study recommends a double precision floating point comparator architecture for efficient floating-point comparison. This comparator makes best use of the parallel prefix tree architecture. It compares the most significant bit first before going on to the least significant bit when the bits being compared are equivalent. The results show that any invalid floating-point integers can be handled by the new comparator architecture. The comparison that is suggested has the advantage of comparing floating point values with double precision while tolerating incorrect occurrences. So, this comparator may be used in high precision processes.

# IJARCCE



### International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified 😤 Impact Factor 8.102 😤 Vol. 12, Issue 4, April 2023

### DOI: 10.17148/IJARCCE.2023.12453



IV. DESIGN CIRCUITS

FIGURE 2: SAMPLE AND HOLD CIRCUIT WITH AMPLIFIER



### V. SIMULATIONS AND RESULTS

FIGURE 3: OUTPUT OF SAMPLE AND HOLD CIRCUIT

### VI. SUMMARY AND OBSERVATION

A critical component of ADC design is the sample and hold design. In this paper, performance measures for comparators as well as several types of sample and hold, including, This article also identifies the propagation delays and power dissipation of different sample and hold.

Additionally, it includes a comparison, including voltage supply, circuit complexity, length, and CMOS technology, this will assist to discover the circuits which consumes little power and which operates with fast speed.

© LJARCCE This work is licensed under a Creative Commons Attribution 4.0 International License

315

#### International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified i Impact Factor 8.102 i Vol. 12, Issue 4, April 2023

### DOI: 10.17148/IJARCCE.2023.12453

### VII. CONCLUSION

Sample and Hold circuits are hence a crucial component of electronics. They exist and make all digital communication possible. They enable the transmission and reception of digital signals, which are less susceptible to noise than analogue ones. It would be appropriate to claim that they are "single-handedly (metaphorically, of course) upholding the digital world" since they enable our computer systems to grasp the user-given input and allow us to transform analogue impulses into digital ones.

The design tactics have been shown by several researchers to be effective design plans for enhancing sample and hold performance in recent years. As a result, this paper just explains the architecture and many aspects of the sample and hold, including delay, offset voltage, output impedance, and voltage gain, which must be considered in every design for various papers. Any topology is nevertheless chosen based on the application and the requirements. Future circuit upgrades will employ dynamic and Analog implementations for the comparator resolution module circuit for the decision module in order to further reduce power consumption.

### REFERENCES

- [1] "Improved Sample and Hold Circuit Using MOSFET," by A. Kale and P. Kulkarni. [Online]. accessible at www.ijert.org
- [2] S. S. Kamate, Biosci Biotechnol Res Commun, vol. 13, no. 13, Dec. 2020, pp. 144–149, doi: 10.21786/bbrc/13.13/20, "Efficient Design Techniques of Flash ADC for High Speed and Ultra Low Power Applications."
- [3] "Power Efficient 4 Bit Flash ADC Using Cadence Tool," International Research Journal of Engineering and Technology, 2022, [Online]. T. L. Kumar, A. Professor, C. K. M, and D. Venkata Sai Krishna Vasanth. accessible at <u>www.irjet.net</u>
- [4] Chakradhar Adupa's "Design of a High Speed and Low Power Sample and Hold Circuit for 16 Bit ADC" was published in December of this year.
- [5] By Suryasnata Tripathy, Sushanta K. Mandal, B. Shivalal Patrod, and L. B. Omprakash, Low Power, High Speed 8-Bit Magnitude Comparator in 45nm Technology for Signal Processing Application, DOI:10.17485/ijst/2016/v9i13/78981.
- [6] Design of Bootstrap Sample and Hold Circuit by Ankush Chunn, 2019 IJRTE November.
- [7] Analog-to-Digital Converter Sample and Hold Circuits for Low-Frequency Signals by Soliman A.
- [8] Procedia Computer Science 79 (2016) 589–596, "8-Bit 250-MS/s ADC Based on SAR Architecture with Novel Comparator at 70 nm Technology Node." Vaibhav Neema, Ambika Prasad Shah, Shreeniwas Daulatabad, and Praveen Singh.
- [9] GAINI LAXMAN, "Sample and Hold Circuit Design and Implementation in 180nm CMOS Technology" www.ijsetr.com November-2016.
- [10] "Design of Sample & Hold Circuit," Amit Rajput and Seema Kanathe Volume 2, Issue 11 of the International Journal of Scientific and Research Publications, November 2012.
- [11] Design of a low-power hybrid with a decreased comparator Microelectronics Journal, Hasan Molaei, Khosrow Hajsadeghi, and Ata Khorami 79 (2018) 79–90.
- [12] A high-speed sample-and-hold circuit employing a substrate-biasing-effect attenuated T switch was designed by Koubao Ding. Journal of Microelectronics.
- [13] The quickest sample-and-hold circuit was described by Koubao Ding in the Microelectronics Journal
- [14]. D Rony Antony P. and Anjana Mary Joseph's "Design and Implementation of Double Precision Floating Point Comparator," Procedia Technology 25 (2016) 528–535.