



# ADVANCED REVERSIBLE LOGIC APPROACHES FOR MAGNITUDE COMPARATOR DESIGN AND ITS FPGA IMPLEMENTATION

Jes Evans Daniel<sup>1</sup>, Dr.R.Manjith<sup>2</sup>

II year M.E VLSI Design, 'Dr.Sivanthi Aditanar College of Engineering, Tiruchendur<sup>1</sup>

Associate Professor/ECE Department, Dr.Sivanthi Aditanar College of Engineering, Tiruchendur<sup>2</sup>

**Abstract:** Reversible or information lossless gates have applications in nano-technology, digital signal processing (DSP) and in communication. The power consumption is one of the biggest challenging issues for designing of VLSI circuits within the advanced technology. The reversible logic is one among the best approaches for low power application. The main objective of this paper is to design and implementation of a magnitude comparator using reversible logic approaches. In this paper a 16-bit and 32-bit magnitude comparator are implemented with using reversible logic gates. The simulation of 16-bit and 32-bit magnitude comparator is carried out using Verilog HDL coding in Xilinx Software. Simulation results provide significant improvement in power consumption for 16-bit and 32-bit magnitude comparator using the proposed reversible logic gates method. Therefore, the proposed scheme can provide a significant improvement in comparator circuit in chips for future generation of VLSI blocks.

**Keywords:** Reversible, Verilog HDL, Xilinx, BJK gate, Power consumption.

## I. INTRODUCTION

In advanced technology, the reversible logic is one among the simplest designing strategies for low power VLSI design. Since reversible logic is lossless, so this logic based circuit has no tendency to lose the information. Consequently, the power consumption is lower in reversible logic gate based circuit design compared to other combinational logic gate based CMOS logic styles. First a 16-bit Magnitude Comparator is constructed using Verilog code by giving 16 inputs for a and b in vector form. Then the given inputs are compared and according to that the output comes as a greater than b, a less than b or aeb depending on the input values given. Then the output waveform and Power consumption are taken using Xilinx software. After this process a 32-bit Magnitude Comparator is constructed by giving 32 input bits for a and b in vector form. Then the given inputs are compared and according to that the output comes as a greater than b, a less than b or aeb depending on the input values given. Then the output waveform and Power consumption are taken using Xilinx software. After this process a 16-bit magnitude comparator is constructed using reversible logic gates. By using Verilog code the output waveform is taken and the power consumption is also taken using Xilinx software. Then 32-bit magnitude comparator is constructed using reversible logic and the Output is taken and the power consumption is also calculated in Xilinx software. Finally all the result is compared.

## II. REVERSIBLE LOGIC GATES

In today's life, the optimization of low power VLSI circuit is designed by the various techniques. The reversible logic based VLSI circuit is one of the best approaches in advanced technology. An optimized reversible logic circuit should have a minimum number of constant input, garbage output, reversible gate, and quantum cost. The constant input is represented by 0 or 1. The garbage outputs are those outputs which are not generating any useful function. The quantum cost is defined as the cost of the overall circuit in terms of primitive gate. In this section, the essential gates like NOT Gate, CNOT Gate, TR Gate, PG Gate, FG Gate, and BJK Gate are discussed below.

### A. Not Gate

The NOT gate has single input and single output [4]. The output of the NOT gate is defined by  $P = A^{\sim}$  where, A is the input of the NOT gate. It is a  $1 \times 1$  reversible gate which has zero quantum cost. The block diagram of NOT gate is shown in Figure 1.




Fig 1. Block Diagram of Not gate

B.TR Gate

The TR gate is a  $3 \times 3$  reversible gate whose quantum cost is 4. The inputs are represented by (A, B, C) and therefore the outputs are represented by (P, Q, and R). The outputs are defined by  $P = A$ ,  $Q = (A \oplus B)$ ,  $R = (AB \oplus C)$ . The block diagram of TR gate is shown in Figure 2.a




Fig 2. Block Diagram of TR Gate

C.Peres Gate

The Peres gate (PG) is a  $3 \times 3$  reversible gate which has a quantum cost equal to 4. The inputs are represented by (A, B, C) and therefore the outputs are represented by (P, Q, and R). The outputs are defined by  $P = A$ ,  $Q = (A \oplus B)$ ,  $R = (AB \oplus C)$ . The block diagram of PG gate is shown in Figure 3.




Fig 3. Block Diagram of PG gate

D.Feynman Gate

The Feynman gate (FG) is a  $2 \times 2$  reversible CNOT gate which has two inputs (A, B) and two outputs (P, Q). The outputs are defined by  $P = A$ ,  $Q = (A \oplus B)$ . The quantum cost of this gate is equal to 1. The block diagram of this gate is shown in Figure 4.




Fig 4. Block Diagram of FG gate

E.BJN Gate

The BJN gate is a  $3 \times 3$  reversible gate. The inputs are represented by (A, B, C) and the outputs are represented by (P, Q, and R). The outputs are defined by  $P = A$ ,  $Q = B$  and  $R = [(A + B) \oplus C]$ . The quantum cost is equal to 5. The block diagram of BJN gate is shown in Figure 5.




Fig 5. Block Diagram of BJN gate



III. MAGNITUDE COMPARATOR

The magnitude comparator is a combinational logic circuit that compares two logic signals (A, B) according to their relative magnitude and gives three outputs which show that one signal is greater than, less than or equal to the other signal. The block diagram of a 4-bit comparator is shown in Figure 6.

The outputs of the 4-bit comparator are expressed by Equations (1)–(3).

$$A > B = A_0B_0' + (A_0 \text{ XNOR } B_0)[A_1B_1' + (A_1 \text{ XNOR } B_1) \times \{A_2B_2' + (A_2 \text{ XNOR } B_2)A_3B_3'\}] \quad - (1)$$

$$A < B = A_0'B_0 + (A_0 \text{ XNOR } B_0)[A_1'B_1 + (A_1 \text{ XNOR } B_1) \times \{A_2'B_2 + (A_2 \text{ XNOR } B_2)A_3'B_3\}] \quad - (2)$$

$$A = B = (A_0 \text{ XNOR } B_0)(A_1 \text{ XNOR } B_1)(A_2 \text{ XNOR } B_2) \times (A_3 \text{ XNOR } B_3) \quad - (3)$$




Fig 6. Block Diagram of 4-bit Magnitude Comparator

IV. DIFFERENT MAGNITUDE COMPARATOR DESIGN USING PROPOSED METHODS

The Magnitude Comparator is proposed by using reversible gates and decision blocks. By using reversible gates and logic the 16-bit and 32-bit Magnitude Comparator is proposed.

(i) 16-bit Reversible Magnitude Comparator

The 16-bit Reversible Magnitude Comparator is proposed by using 8 2-bit Magnitude Comparators, 7 decision blocks and 1 BJK gate. The Proposed Block diagram is shown in fig 7.




Fig 7. Block Diagram of 16-bit Reversible Magnitude Comparator



These blocks are coded using Verilog HDL Code in Xilinx software and the output is taken. Hence Power consumption is also obtained using Xilinx software. The circuit diagram of decision block is shown in fig 8.




Fig 8.Circuit Diagram of Decision Block

(ii) 32-bit Reversible Magnitude Comparator

Like 16-bit Reversible Magnitude Comparator, a 32-bit Reversible Magnitude Comparator is proposed using 15 2-bit Magnitude Comparators, 14 decision blocks and 1 BJN

Gate. The Proposed block diagram is shown in fig 9. These block are coded using Verilog HDL code in Xilinx software and the output is obtained. Hence power consumption is also obtained using Xilinx software.




Fig.10. Block diagram of 32-bit Reversible Magnitude Comparator

The table for the power consumption and output waveform are shown in table 1 and fig 11.



Table 1. Power consumption of 16-bit reversible magnitude comparator

REVERSIBLECOMPARATOR Project Status			
Project File:	ReversibleComparator.isc	Current State:	Placed and Routed
Module Name:	topmodule16bit	• Errors:	No Errors
Target Device:	xqv600e-6bg432	• Warnings:	<a href="#">35 Warnings</a>
Product Version:	ISE 9.2	• Updated:	Mon Jun 10 12:53:31 2024

REVERSIBLECOMPARATOR Partition Summary			
No partition information was found.			

Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of 4 input LUTs	10	13,824	1%	
<b>Logic Distribution</b>				
Number of occupied Slices	5	6,912	1%	
Number of Slices containing only related logic	5	5	100%	
Number of Slices containing unrelated logic	0	5	0%	
<b>Total Number of 4 input LUTs</b>	<b>10</b>	<b>13,824</b>	<b>1%</b>	
Number of bonded IOBs	35	316	11%	
<b>Total equivalent gate count for design</b>	<b>84</b>			
Additional JTAG gate count for IOBs	1,680			

Performance Summary			
Final Timing Score:	0	Pinout Data:	<a href="#">Pinout Report</a>
Routing Results:	<a href="#">All Signals Completely Routed</a>	Clock Data:	<a href="#">Clock Report</a>
Timing Constraints:	<a href="#">All Constraints</a>		

The above table shows the overview design summary of the 16-bit reversible magnitude comparator.




Fig 11. Output waveform of 16-bit reversible magnitude comparator

+



```

-----
Release 9.2i - XPower SoftwareVersion:J.36
Copyright (c) 1995-2007 Xilinx, Inc. All rights reserved.
Design:      E:\Daniel Project\ReversibleComparator\topmodule16bit.ncd
Preferences: topmodule16bit.pcf
VCD File:    E:\Daniel Project\ReversibleComparator\tb_topmodule16bit.vcd
Part:        xqv600ebg432-6
Data version: PRODUCTION,v1.0,05-28-03

Power summary:
-----
Total estimated power consumption:
-----
Vccint 1.80V:      0      0
Vcco33 3.30V:     2      7
-----
Inputs:           0      0
Logic:            0      0
Outputs:
-----
    
```

Fig 12. Power consumption of 16bit reversible magnitude comparator




Fig 13. Output waveform of 32-bit reversible magnitude comparator




Fig 14. Power Consumption of 32-bit reversible magnitude comparator




Fig 15.Output Waveform of 16-bit magnitude comparator




Fig 16.Power Consumption of 16-bit magnitude comparator




Fig 17.Output waveform of 32-bit magnitude comparator




Fig 18.Power Consumption of 32-bit magnitude comparator




Fig 19.Structural diagram of 16-bit magnitude comparator




Fig 20.Structural diagram of 32-bit magnitude comparator






Fig 21. Structural diagram of 16-bit reversible magnitude comparator




Fig 22. Structural diagram of 32-bit reversible magnitude comparator

Fig 12 shows the power consumption of 16-bit reversible magnitude comparator. Fig 13 shows the Output waveform of 32-bit reversible magnitude comparator. Fig 14 shows the Power Consumption of 32-bit reversible magnitude comparator. Fig 15 shows the Output waveform of 16-bit Magnitude Comparator. Fig 16 shows the Power consumption of 16-bit magnitude comparator. Fig 17 shows the Output waveform of 32-bit magnitude comparator. Fig



18 shows the Power Consumption of 32-bit magnitude comparator. Fig 19 shows the Structural diagram of 16-bit magnitude comparator. Fig 20 shows the Structural diagram of 32-bit magnitude comparator. Fig 21 shows the structural diagram of 16-bit reversible magnitude comparator. Fig 22 shows the structural diagram of 32-bit reversible magnitude comparator.

Table 2.Comparison of Power Consumption of 16-bit and 32-bit Magnitude comparator with and without using reversible logic

Magnitude Comparator	Power Consumption	
	Without reversible logic	With reversible logic
16-bit	295mW	7mW
32-bit	4807mW	3674mW

## V. CONCLUSION

Thus 16-bit and 32-bit magnitude comparators are proposed with reversible logic. The 16-bit and 32-bit magnitude comparator are proposed without using reversible logic. It is written in Verilog HDL coding in Xilinx software and the output waveforms and power consumptions are successfully obtained. The Power consumption of 16-bit magnitude comparator using reversible logic is 2.37% more efficient than normal 16-bit magnitude comparator. Similarly the power consumption of 32-bit magnitude comparator using reversible logic is 76.42% more efficient than the normal 32-bit magnitude comparator.

## REFERENCES

- [1]. Dwip Narayan Mukherjee, Saradindu Panda & Bansibadan Maji (2021): Design and Optimization of Reversible Logic Based Magnitude Comparator Using Gate Diffusion Input Technique, IETE Journal of Research, DOI: 10.1080/03772063.2021.1912658.
- [2]. Sixth International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET) 2021 DOI: 10.1109/WiSPNET51692.2021 "Reduction of Garbage Outputs and Constant Inputs in Design of Combinational Circuits Using Reversible Logic"
- [3]. A.P. Sooriamala;Aby K. Thomas;Reeba Korah Publication Year: 2021,Page(s):330 – 334.
- [4]. Micro and Nanosystems, 2020, 12, 000-000 "Design of Reversible Shift Register Using Reduced Number of Logic Gates" Heranmoy Maity, Sudipta Banerjee, Arindam Biswas, Anita Pa and Anup Kumar Bhattacharjee DOI:10.2174/ 1876402911666190617112734.
- [5]. Alliance International Conference on Artificial Intelligence and Machine Learning (AICAAM), April 2019 ISBN:978-93-5361-299-3 "STUDY ON REVERSIBLE LOGIC CIRCUITS AND ANALYSIS" A P Sooriamala1, Aby K Thomas2, Reeba Korah.
- [6]. D. N. Mukherjee, S. Panda, and B. Maji, "A novel design of 12-bit digital comparator using multiplexer for high speed application in 32nm CMOS technology," IETE J. Res., 1–8, 8th Aug 2019. DOI:10.1080/03772063.2019.1649204.
- [7]. D. N. Mukherjee, S. Panda, and B. Maji, "Performance evaluation of digital comparator using different logic styles," IETE J. Res., Vol. 64, no. 3, pp. 422–9, 2018. DOI:10.1080/03772063.2017.1323564.
- [8]. Heranmoy Maity, Arindam Biswas, Anup Kumar Bhattacharjee and Anita Pal "Design of Reversible Combinational Circuits Using New Reversible Logic Gate" 28 November 2018 Journal of Engineering Science and Technology Review 11 (5) (2018) 170- 172.
- [9]. D. N. Mukherjee, S. Panda, and B. Maji. "Design of Low Power 12-Bit Magnitude Comparator" Proceedings of IEEE International conference on DevIC-2017, 2017, pp. 103–109.
- [10]. M. Haghparast and A. Bolhassani, "Optimized parity preserving quantum reversible full adder/subtractor", Journal of Circuits, Systems, and Computers, vol. 14, pp. 1650019(12 Pages), (2016).
- [11]. J. C. Das & D. De, "Reversible Comparator Design Using Quantum Dot-Cellular Automata", IETE Journal of Research, pp.1-8, (2015).
- [12]. S. Mohammad, " Fault-tolerant quantum reversible full adder/subtractor: Design and implementation," Optik, vol. 253, No. 168543, 2022.