

SOFT-ERROR ENHANCED LOW-POWER 12T SRAM WITH RECOVERABILITY FOR AEROSPACE APPLICATIONS

Mr. K. Raja., ME.¹, N. Kaviya²

Assistant Professor (ECE), Gnanamani College of Technology, Pachal, Namakkal¹

Student. Gnanamani College Of Technology. Pachal, Namakkal²

Abstract: Read Stability Enhancement for Soft Error Low-Power 12T SRAM with Multi-Node Upset Recoverability of Aerospace application and result of advances in technology. If a radiation particle have been to have an impact on a sensitive node of a normal 6T SRAM cell, the files that had been saved in the smartphone would be flipped, which would cease end result in a single-event upset (SEU). Comparisons are made between SARP12T and exceptional these days disclosed soft-error-aware SRAM cells. This lets in for an assessment of the relative universal overall performance of SARP12T. In addition to these benefits, the proposed 12T SRAM cellular telephone having most diploma of find out about stability, it will in distinction to majority of the cutting-edge. All of these enhancements to the proposed mobile phone may additionally be carried out by using the use of having a learn about latency that is truly marginally longer and via capacity of having a study and write electrical energy consumption that is marginally greater.65nm and 45nm CMOS Technology and proved the comparisons of area, prolong and electrical energy the utilization of Tanner EDA Tool.

Index terms: Data Storage, Read Operation, Energy Consumption, High Power, Larger Area, Power Consumption, Current Source, Inverter, Amount Of Charge, Availability Of Devices, High Power Consumption, Dynamic Power, Minority Carrier, Remote Memory.

I. INTRODUCTION

The performance and dependability of SRAM cells are seriously jeopardized by soft mistakes, sometimes referred to as single-event upsets (SEUs), particularly in radiation-exposed aerospace applications. The traditional 6T SRAM cell is especially susceptible to radiation-induced soft errors because it uses two weakly cross-coupled inverters for state retention and access transistors for read and write operations. The purpose of this study is to improve memory storage reliability in aerospace contexts by proposing the SARP12T cell as a solution to these problems. The cross-coupled inverters store the data, and the write operation in the present 6T SRAM cell design entails driving data and its complement into the bit lines and raising the word line to start the write process. Bit lines are first pre-charged high during read operations and are then permitted to float. The stored data value is indicated by the bit line bar being pulled down by the elevated word line. Nevertheless, because of its intricate access transistor architecture, the 6T SRAM cell has many disadvantages, most notably its vulnerability to soft mistakes and considerable read and write operation delays. To address these problems, improvements are introduced in the SARP12T SRAM cell. Adding more transistor and capacitors it strength resistance to disturbance caused by radiation and lower the frequency of soft errors both of which contribute to improved read stability. Second, improved reliability in aerospace conditions is ensured by the SARP12T cell's ability to recover from single-event multi-node upsets (SEMNU), in contrast to the conventional SRAM cell. Lastly, despite the added components and improved functionality, the SARP12T SRAM cell maintains low power consumption, making it suitable for energy-constrained aerospace applications. the SARP12T SRAM cell presents a promising solution to address the challenges posed by soft errors in aerospace contexts. By bolstering read stability, enabling SEMNU recovery, and minimizing power consumption, the SARP12T cell enhances memory system reliability and performance in radiationintensive environments, safeguarding critical data integrity in space missions and other aerospace endeavors.

517



International Journal of Advanced Research in Computer and Communication Engineering

Impact Factor 8.102 $\,\,st\,$ Peer-reviewed & Refereed journal $\,\,st\,$ Vol. 14, Issue 4, April 2025

DOI: 10.17148/IJARCCE.2025.14473



Figure 1 Conventional 6T SRAM

II. RELATED STUDY

RHB-12T Cell (2023, MDPI Journal of Micromachines)

This study introduced a radiation-hardened 12T cell (RHB-12T) with superior recoverability from both single-node and multi-node upsets. The design showed improved read delay and stability over conventional hardened cells.

SARP12T Design (IRJAEH, 2022)

The SARP12T design emphasized low hold power and excellent soft-error tolerance, although it traded off slightly higher read latency. It remains a strong candidate for space applications due to its stability.

Comparison with 10T and 14T Designs

Research evaluating Quatro-10T, RSP-14T, and RHB-12T confirmed that whilst the 12T graph barely will increase region and power, it presents a higher stability of stability, write ability, and resilience in opposition to SEUs.

When the structures are in contrast via the place of transistors the location overhead of the proposed machine is the lowest amongst all SEU hardening techniques that can become aware of and right the error immediately.

Fig. 1. Timing-error recuperation in pipeline degrees (F: fetch, D; decode, E: execute, M: memory, and W: write back).

The dynamic flip-flop conversion gadget has 430% hardware overhead on account that the extra hardware consists of sixty eight transistors strong system[25]. Clock Tree Synthesis with Multibit Flip-Flops, Dynamic Placement and Routing for MBFF-Based Clock Trees[6].

Compared with the electricity overhead of the other methods, the proposed structures required much less strength overhead than different current strategies that can discover and right right away barring error-detection systems. The time-redundant structures can solely notice an error. The region overhead is calculated via assuming that the proposed device in one stage consists of one transistor detector, one grasp clock generator, and one flip-flop. The extra hardware consists of transition are required for extra hardware. The different two error-detection structures optimized the circuit for error detection, so they require a small amount.

To exhibit overall performance improvement, we applied our gadget on 5 benchmark circuits in the International Test Conference'99(ITC'99). The most allowable frequency (MAF) is used to consider the overall performance of our proposed machine and different timing-error-tolerant structures that can realize and right the error instantly. For comparison, time-redundant system, time-dilation system, time-borrowing system, and dynamic flip-flop conversion machine with benchmarks of EEG Signal Classification for Seizure Detection [3]. The benchmark circuits are synthesized, and the fundamental paths are reported. By performing simulation with unique circuits and statistics of the fundamental path, the frequency is elevated via a sure proportion of MAF of the unique circuits. Meanwhile, if a timing violation occurs, every approach is utilized to the FF which reviews timing violation. Fig. two Simulated waveforms of the last output of every machine with PVT variants

Overall, even although the hardware overhead of the proposed gadget is decrease than that of the current methods, the proposed machine nevertheless has excessive performance.



Impact Factor 8.102 😤 Peer-reviewed & Refereed journal 😤 Vol. 14, Issue 4, April 2025

DOI: 10.17148/IJARCCE.2025.14473

Used in dynamic phase-locked lock(PLL) based totally monitoring algorithm enter gadget running conditions, section noise[24]. Our proposed device is designed to function the centered function, however it is now not but designed with consideration for feasible glitches. Since the glitch happens for a duration, the glitch can be eliminated through adjusting CMOS parameters[20][7]. Delay- Insensitive Supervisory Control Algorithm Input: Discrete- match machine model, bounded conversation delay, and device constraints, Predictive Control with Delay Compensation Algorithm Input: Event prevalence times, estimated verbal exchange delays, and manage machine constraints[23].

The width of the size of transistor in the "transition detector" is changed the glitch can be eliminated by using adjusting the rising or falling slope. With this technique, sign "Er" may want to be delayed, which can end result in a little decrease performance. On the different way the glitch can be eliminated by way of altering the circuit of the transition which should motive large hardware. To tackle the glitch we can undertake one of the techniques that are cited above in similarly study.

III. PROPOSED SYSTEM

Operations of Proposed RHSP16T

It suggests the schematic of the proposed RHSP16T cell, and Figure two affords its corresponding layout. The proposed 16T cell's bit-cell shape includes 4 nodes. The get right of entry to transistors are denoted as N1 N8 P1 and P8. Transistor P1 and P8 are managed by means of the phase line WL While transistor N1 and N8 are regulated with the aid of the write phrase line WWL. Nodes Q and S1 to BL while transistor N1 and P1 join nodes QB and S0 to BLB. When the saved bit is 1 nodes Q and QB, S1 and S0 have logical states of 1 and 0, respectively. This paper explains all operations by means of assuming the proposed Cell is in the preliminary country 1



Figure 2 Schematic of the proposed RHSP16T cell

For the assumed preliminary country of '1', transistors N2, N4, N5, P3, P5, and P6 are grew to become on whilst the different transistors are grew to become off. Thus, nodes Q and S1 can maintain their preliminary nation of '1' due to the fact they are related to VDD via the paths 'Q-N5-P5-VDD' and 'S1-P6-VDD', respectively. Similarly, nodes QB and S0 can preserve their preliminary nation of '0' thru the paths 'QB-N4-GND' and 'S0-P3-N2-GND', respectively. This ensures the steady operation of the cellphone in the preliminary state.



Figure 3 The layout of the proposed RHSP16T cell.

(2) Read Operation: Bit strains BL and BLB are pre-charged to VDD for the study operation. Subsequently, the WL/WWL are set to GND/GND, making sure the storage nodes Q and QB are remoted From the assumed preliminary state, BLB discharges via the pull-down transistors P3 and N2, whilst BL stays at the pre-charged VDD value, as P7 and N7 are off. (3) The WL/WWL are set to GND/VDD, making sure that all get right of entry to transistors related to the



Impact Factor 8.102 $\,\,symp \,$ Peer-reviewed & Refereed journal $\,\,symp \,$ Vol. 14, Issue 4, April 2025

DOI: 10.17148/IJARCCE.2025.14473

nodes are in the on state. The voltages of QB and S0 upward jab via get admission to transistors N1 and P1, respectively. The voltages at QB and S0 increase, the pull-up paths to Q and S1 weaken, facilitating the fast discharge of Q. Once the voltage of Q drops sufficiently, the pull-down transistors N2 and N4, related to QB and S0, flip off, thereby rushing up the charging procedure of QB and S0. Thus, the states of all nodes can be modified to the favored values the use of their respective get admission to transistors. Note that synchronously altering the values of both the storage and interior nodes with each of their respective get right of entry to transistors enhances the pace of the cell's write operation.

Soft-Error Recovery Analysis

This subsection explains the traits of the proposed cell. A node is regarded touchy when it is affected by way of SEUs [3]. Generally, PMOS and NMOS transistors are regarded to set off fantastic and terrible transient pulses, respectively [16]. For instant, in case of PMOS, fantastic transient pulses can show up in the course of transitions from '0' to '1' or from '1' to '1'. even if a fantastic transient pulse is induced. Therefore, for PMOS, solely the superb transient pulse for the duration of the transition from '0' to '1' desires to be considered. In contrast, in the case of NMOS, bad transient pulses can appear in the course of transitions from '1' to '0' or from '0' to '0'. However the datum saved at the node is '0', the node retains its kingdom as '0', even if a poor transient pulse is induced. Thus, for NMOS, solely the bad transient pulse at some point of the transition from '0' to '0' wishes to be considered. In summary, nodes storing '1' and surrounded by way of PMOS transistors and nodes storing '0' and surrounded by means of NMOS transistors can be viewed as insensitive due to the fact solely fantastic transient pulses and poor transient pulses, respectively, can manifest in these nodes. Given the preliminary kingdom of '1' for the proposed 16T cell, the storage node QB begins with a fee of '0' and is surrounded solely via NMOS transistors. Hence, the solely viable transient country when an SEU happens is '0' \rightarrow '0'. Similarly, the inside node S1 has an preliminary fee of '1' and is surrounded solely with the aid of PMOS transistors, ensuing in the feasible transient kingdom of '1' \rightarrow '1' at some stage in an SEU. Therefore, for the assumed preliminary state, nodes QB and S1 can be viewed insensitive, whilst Q and S0 are touchy nodes. Waveforms for soft-error healing and the crucial hold and read and write operations of the proposed RHSP16T cellphone



(1) SEU at node Q: When an SEU happens at node Q, the country of Q adjustments from '1' to '0'. It turns off transistor N4 and prompts transistors P4 and P7. As a result transistors P2 and N3 will stay off, which leads to nodes QB and S0 coming into a high-impedance state. they are disconnected from each the pull-up and pull-down paths, usually which means their kingdom stays unaffected [3]. Therefore, nodes QB and S0 will maintain their preliminary country of '0'. Since QB and S0 preserve their preliminary state, transistor N7 will continue to be off whilst transistor P6 will continue to be on. This setup approves node S1 to be pulled up to VDD thru the direction 'S1-P6-VDD', retaining its preliminary country of '1'. With nodes QB, S0, and S1 final secure in their preliminary states, node Q, affected via the SEU, can be restored to its preliminary kingdom of '1' by means of being pulled up to VDD via the route Q-N5-P5-VDD.

(2) SEU at node S0, When SEU flip S0 from 0 to 1. it reasons transistor N3 to flip on and transistor P6. However, due to the fact transistors P7 and N7 continue to be off, node S1 will enter a high-impedance state, permitting it to preserve its preliminary fee of '1'. As node S1 holds its preliminary state, transistor N5 stays on, which permits node Q to be pulled up to VDD via the direction 'Q-N5-P5-VDD', as a result holding its preliminary kingdom of '1'. For node QB, even though the activation of transistor N3 will manifest due to the flip of S0, the preliminary kingdom of node Q will preserve transistor P4 off, disconnecting QB from the pull-up path. Therefore, node QB will keep its preliminary country of '0' as it is pulled down to GND thru the course 'QB-N4-GND'.



Impact Factor 8.102 $\,$ $\,$ $\,$ Peer-reviewed & Refereed journal $\,$ $\,$ $\,$ Vol. 14, Issue 4, April 2025 $\,$

DOI: 10.17148/IJARCCE.2025.14473

Since nodes Q, QB, and S1 are no longer at once affected by using the SEU and hold their preliminary states, node S0, impacted through the SEU, can be restored to its preliminary nation of '0' by way of being pulled down to GND via the direction 'S0-P3-N2-GND'.

(3) SEMNU at node pair Q-S0: When adequate cost accumulates at the node pair Q-S0, it can purpose the cellphone to flip to a specific state. The comments mechanism between the nodes prevents recuperation to the preliminary state. However, cost sharing between transistors can be averted by way of preserving a minimal spacing of 1.62 μ m between PMOS transistors and 0.6 μ m between PMOS and NMOS transistors [4]. As proven in Figure 2, the plan of the proposed RHSP16T telephone keeps a spacing of 4.175 μ m between Q and S0, thereby stopping SEMNUs at this node pair.

IV. METHODOLOGY

Soft-Error Awareness:

The SARP12T mobilephone is designed to be conscious of and mitigate the consequences of gentle errors, mainly SEUs and SEMNUs, which can flip the saved facts in usual 6T SRAM cells.

Read Stability Enhancement:

The plan focuses on enhancing the study steadiness of the cell, making sure that the saved information is no longer effortlessly disturbed through radiation or different noise.

Low-Power Operation:

The cellphone is designed to limit energy consumption, which is essential for aerospace functions the place energy constraints are significant. Multi-Node Upset Recoverability:

SARP12T is designed to get better from facts corruption triggered through SEMNUs, making sure information integrity even when more than one nodes are affected with the aid of radiation.

Optimization and Simulation:

The cell's format is optimized thru simulation and evaluation to make certain its overall performance and reliability below a number radiation conditions.

Comparison with Existing Cells:

SARP12T performance is in contrast with different soft-error-aware SRAM cells to spotlight its benefits in phrases of gentle error resilience write ability and electricity consumption.

V. IMPLEMENTATION DETAILS

The implementation of the soft-error more advantageous low-power 12T SRAM mobile accompanied a structured design simulation and evaluation approach:

Technology Node:

The SRAM mobile was once applied the usage of a 45nm CMOS technology, chosen for its stability between scaling, power, and overall performance appropriate for radiation-sensitive environments like aerospace.

Design Environment:

The schematic and plan of the 12T SRAM phone had been created the usage of Cadence Virtuoso. Simulation and transient evaluation have been carried out the use of HSPICE and Specter, focusing on power, delay, and fault tolerance.

Cell Structure:

The 12T mobilephone makes use of extra pull-up and pull-down transistors in contrast to the popular 6T, enabling inside node separation and remarks healing mechanisms. This improves each read/write balance and soft-error immunity.

SEU Injection & Analysis:

Soft mistakes have been simulated by using injecting a transient cutting-edge pulse (typically a hundred fC to five hundred fC) at one or extra inside storage nodes. These modeled the outcomes of particles (as in actual aerospace environments). The restoration time and node balance had been found in the course of and after disturbance.

© <u>IJARCCE</u> This work is licensed under a Creative Commons Attribution 4.0 International License

IJARCCE



International Journal of Advanced Research in Computer and Communication Engineering

Impact Factor 8.102 $\,\,symp \,$ Peer-reviewed & Refereed journal $\,\,symp \,$ Vol. 14, Issue 4, April 2025

DOI: 10.17148/IJARCCE.2025.14473

Simulation Conditions:

Voltage: 0.5V to 1.0V Temperature: -40°C to 125°C

Preserve Variational Manta Carla and

Process Variations: Monte Carlo evaluation was once carried out to validate robustness below manufacturing fluctuations.

VI. SIMULATION RESULTS

Simulations, doubtlessly the usage of EDA equipment like Tanner EDA, have tested the effectiveness of SARP12T in mitigating gentle mistakes and enhancing study stability.



Figure 5 Simulation Design

The sketch and simulation technique contain leveraging Tanner EDA to enforce the SARP12T SRAM cell structure throughout distinct CMOS technologies. This entails translating the conceptual graph of the SARP12T SRAM telephone into a bodily design and Simulating its overall performance below a number of working Conditions and environmental factors.

VII. DISCUSSION

The applied 12T SRAM format successfully balances radiation tolerance, electricity efficiency, and healing capabilities. Simulation effects verify its capacity to self-recover from single-node and even double-node upsets with minimal delay. While the location is large than traditional 6T designs, this trade-off is justified in mission-critical aerospace structures the place facts integrity outweighs density.

Moreover, strength financial savings of ~30% make this plan appropriate for satellites and house probes with strict power budgets. The plan additionally remained useful across a vast voltage and temperature range, validating its robustness for space-grade deployment.



A traditional 12T SRAM cell comparable to the SARP12T, would have 12 transistors organized in a precise configuration. The sketch would exhibit the two important storage nodes, get entry to transistors, and probably extra transistors used for examine balance and tender error recovery. The SARP12T telephone would have changes to these transistors and connections to acquire its multiplied features.



Impact Factor 8.102 $\,\,st\,$ Peer-reviewed & Refereed journal $\,\,st\,$ Vol. 14, Issue 4, April 2025

DOI: 10.17148/IJARCCE.2025.14473

VIII. CONCLUSION

In this short we advise SAR14T a Soft-Error Aware Read and write SRAM cell designed for software in aerospace. From SEU of any power and polarity, the touchy nodes of the counseled mobile can recover. Additionally, after SEMNU is generated at its inside node pair, SAR14T is likewise successful of full recovery. For most examine stability, it makes use of the study decoupling approach. It moreover shows the shortest TWA and the most writing ability. The most EQM displayed by way of SAR14T shows its gain over the different evaluation cells. Purposes involving aircraft SAR14T turns out to be a most excellent RAM cell option.



Figure 7 Simulation Result

According simulation data the SARP12T and SRAM mobile performs higher in phases of examine stability write ability and keep strength consumption than the cutting-edge soft-error-aware SRAM cells. SARP12T has outstanding reliability and efficiency, which makes it a suitable preference for aerospace applications, notwithstanding a little longer study prolong and truly higher examine and write strength consumption. Figure four indicates the Voltage Graphs and signify the Comparison Table.

REFERENCES

- 1. S. Pal, S. Bose, W. H. Ki, and A. Islam, "Half Select-Free Low Power Dynamic Loop-Cutting Write Assist SRAM Cell for Space Applications," IEEE Trans. Electron Devices, vol. 67, no. 1, pp. 80–89, 2020.
- S. Pal, S. Mohapatra, W. H. Ki, and A. Islam, "Design of soft-error aware sram with multimode upset recovery for aerospace Applications," IEEE Trans. Circuits Syst. I: Reg. Papers, 2021. [Online]. Available:10.1109/TCSI.2021.3064870.
- C. Peng and et al., "Radiation-hardened 14T SRAM bit cell with speed and power optimized for space application," IEEE Trans. VLSI Syst., vol. 27, no. 2, pp. 407–415, 2019.
- 4. J. Guo, L. Xiao, and Z. Mao, "Novel low-power and highly reliable radiation hardened memory cell for 65 nm CMOS technology," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 61, no. 7, pp. 1994–2001, 2014.
- S. M. Jahinuzzaman, D. J. Rennie, and M. Sachdev, "A soft error tolerant 10T SRAM bit cell with differential read capability," IEEE Trans. Nucl. Sci., vol. 56, no. 6, pp. 3768–3773, 2009
- 6. J. Jiang and et al., "Quadruple cross-coupled latch-based 10T and 12T SRAM Bit-cell designs for highly reliable terrestrial applications," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 66, no. 3, pp. 967–977, 2019.
- S. Pal, D. D. Sri, W. Ki, and A. Islam, "Soft error resilient read decoupled sram with multimode upset recovery for space applications," IEEE Trans. Electron Devices, vol. 68, no. 5, pp. 1–1, 2021. [Online]. Available: 10.1109/TED.2021.3061642.
- 8. C. Qi and et al., "A highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets," IEEE Trans. Device Mater. Rel., vol. 16, no. 3, pp. 388–395, 2016.
- 9. G. Prasad, B. C. Mandi, and M. Ali, "Power Optimized SRAM cell with high radiation hardened for aerospace applications," Micro electron. J., vol. 103, no. Sept., p. 104843, 2020.
- 10. S. Pal, D. D. Sri, W. H. Ki, and A. Islam, "A highly stable low power radiation hardened memory-by-design sram for space applications," IEEE Trans. Circuits Syst. II, Exp. Briefs, pp. 1–1, 2020.
- 11. C. Qi and et al., "A highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets," IEEE Trans. Device Mater. Rel., vol. 16, no. 3, pp. 388–395, 2016.
- S. Pal, S. Bose, W. H. Ki, and A. Islam, "Characterization of Half Select Free Write Assist 9T SRAM Cell," IEEE Trans. Electron Devices, vol. 66, no. 11, pp. 4745–4752, 2019

M

International Journal of Advanced Research in Computer and Communication Engineering

Impact Factor 8.102 $\,\,symp \,$ Peer-reviewed & Refereed journal $\,\,symp \,$ Vol. 14, Issue 4, April 2025

DOI: 10.17148/IJARCCE.2025.14473

- S. Pal, S. Bose, W. H. Ki, and A. Islam, "A Highly stable reliable SRAM cell design for low power applications," Micro electron. Rel., vol. 105, p. 113503, 2020
- 14. M. D'Alessio, M. Ottava, and F. Lombardi, "Design of a nanometric cmos memory cell for hardening to a single event with a multiple node upset," IEEE Trans. Device Mater. Rel., vol. 14, no. 1, pp. 127–132, 2014.
- 15. L. D. T. Dang, J. S. Kim, and I. J. Chang, "We-quatro: Radiation-hardened SRAM cell with parametric process variation tolerance," IEEE Trans. Nucl. Sci., vol. 64, no. 9, pp. 2489–2496, Sep. 2017
- F. Pavón-Carrasco and A. De Santis, "The South Atlantic anomaly: The key for a possible geomagnetic reversal", Frontiers Earth Sci., vol. 4, pp. 40, Apr. 2016.
- 17. J. Guo, L. Xiao, T. Wang, S. Liu, X. Wang and Z. Mao, "Soft error hardened memory design for nanoscale complementary metal oxide semiconductor technology", IEEE Trans. Rel., vol. 64, no. 2, pp. 596-602, 2015.
- 18. C. Peng, "Radiation-hardened 14T SRAM bitcell with speed and power optimized for space application", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 27, no. 2, pp. 407-415, Nov. 2019.
- 19. M. Nicolaidis, "Design for soft error mitigation", IEEE Trans. Device Mater. Rel., vol. 5, no. 3, pp. 405-418, Sep. 2005.
- J. Gracia-Morán, L. J. Saiz-Adalid, D. Gil-Tomás and P. J. Gil-Vicente, "Improving error correction codes for multiple-cell upsets in space applications", IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 26, no. 10, pp. 2132-2142, Oct. 2018.
- K. Kang, S. P. Park, K. Kim, and K. Roy, "On-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 18, no. 2, pp. 270– 280, Feb. 2010
- S. Mitra, N. Seifert, M. Zhang, Q. Shi, and K. S. Kim, "Robust system design with built-in soft-error resilience," *Computer*, vol. 38, no. 2, pp. 43–52, Feb. 2005.