← Back to VOLUME 1, ISSUE 8, OCTOBER 2012
This work is licensed under a Creative Commons Attribution 4.0 International License.
An Energy Efficient Analysis of Hardware Prefetching Techniques : A Review
Mouneshwar Kanamadi
Department of CSE, Ashokrao Mane Group of Institutions, Vathar tarf vadgaon Tal. Hatkanangle, Dist. Kolhapur, India
Abstract: The paper presents a review on different hardware prefetching techniques. It is written to be accessible to researchers familiar to hardware prefetching. Both the historical basis of the field and a broad selection of current work are summarized. Memory latency and bandwidth are progressing at a much slower pace than processor performance. A widely explored approach to improve cache performance is hardware prefetching that allows the pre-loading of data in the cache before they are referenced. Data prefetching has been considered as an effective way to mask data access latency caused by cache misses and to bridge the performance gap between processor and memory. Different hardware architecture and prefetching patterns are considered in this paper. Some of the energy preservation schemes are discussed and the results obtained from different methods are given in brief.
Keywords: Prefetching, Context Based Prefetching.
Keywords: Prefetching, Context Based Prefetching.
π 29 views
Downloads: Download PDF
How to Cite:
[1] Mouneshwar Kanamadi, βAn Energy Efficient Analysis of Hardware Prefetching Techniques : A Review,β International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)
