πŸ“ž +91-7667918914 | βœ‰οΈ ijarcce@gmail.com
International Journal of Advanced Research in Computer and Communication Engineering
International Journal of Advanced Research in Computer and Communication Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2278-1021ISSN Print 2319-5940Since 2012
IJARCCE adheres to the suggestive parameters outlined by the University Grants Commission (UGC) for peer-reviewed journals, upholding high standards of research quality, ethical publishing, and academic excellence.
← Back to VOLUME 4, ISSUE 5, MAY 2015

Design and Implementation of UART

Miss. Ruchika Longadge, Prof. Mithilesh Mahindra, Prof. Vidya Dahake

DOI: 10.17148/IJARCCE.2015.4570

Abstract: The proposed paper illustrate of UART using technique for implementation of UART using FIFO with the help of VHDL description language. The UART is protocol which is transmitted the information or data in serial form i.e. in serial communication mode. A special computer chip known as a universal asynchronous receiver transmitter acts as the interface between the parallel transmission of the computer bus and the serial transmission of the serial port.



Keywords: UART, RS-232, FIFO, VHDL IMPLEMENTATION ISE SIMULATOR 13.1.

πŸ‘ 31 views
Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite:

[1] Miss. Ruchika Longadge, Prof. Mithilesh Mahindra, Prof. Vidya Dahake, β€œDesign and Implementation of UART,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE), DOI: 10.17148/IJARCCE.2015.4570

Share this Paper