πŸ“ž +91-7667918914 | βœ‰οΈ ijarcce@gmail.com
International Journal of Advanced Research in Computer and Communication Engineering
International Journal of Advanced Research in Computer and Communication Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2278-1021ISSN Print 2319-5940Since 2012
IJARCCE adheres to the suggestive parameters outlined by the University Grants Commission (UGC) for peer-reviewed journals, upholding high standards of research quality, ethical publishing, and academic excellence.
← Back to VOLUME 2, ISSUE 10, OCTOBER 2013

Design and Synthesis of 16-bit ALU using Reversible Logic Gates

PREMANANDA B S, Y M RAVINDRANATH Department of Telecommunication, R.V. College of Engineering, Bangalore, India Department of Electronics and Communication, M.E.I. Polytechnic, Bangalore, India

πŸ‘ 44 viewsπŸ“₯ 2 downloads
Share: 𝕏 f in ✈ βœ‰
Abstract: A MANET can be treated as a network in which the nodes have the capability of self-configuring among themselves. These nodes are connected by wireless links to form an distributed topology without the help of any pre- existing infrastructure. Each node in a MANET can itself act as a router on its own. To perform effective routing operation in MANETS , several routing protocols were proposed, addressing several issues in MANETS. In this paper ,we tried to study the operation of DSDV protocol ,which is a proactive protocol and analyse the results obtained by simualting the DSDV protocol using NS-2 Simulator.

Keywords: MANET, Network Simulator, DSDV, nodes

How to Cite:

[1] PREMANANDA B S, Y M RAVINDRANATH Department of Telecommunication, R.V. College of Engineering, Bangalore, India Department of Electronics and Communication, M.E.I. Polytechnic, Bangalore, India, β€œDesign and Synthesis of 16-bit ALU using Reversible Logic Gates,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)

Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.