← Back to VOLUME 2, ISSUE 10, OCTOBER 2013
This work is licensed under a Creative Commons Attribution 4.0 International License.
Design and Synthesis of 16-bit ALU using Reversible Logic Gates
PREMANANDA B S, Y M RAVINDRANATH Department of Telecommunication, R.V. College of Engineering, Bangalore, India Department of Electronics and Communication, M.E.I. Polytechnic, Bangalore, India
π 34 viewsπ₯ 1 download
Downloads: Download PDF
This work is licensed under a Creative Commons Attribution 4.0 International License.How to Cite:
[1] PREMANANDA B S, Y M RAVINDRANATH Department of Telecommunication, R.V. College of Engineering, Bangalore, India Department of Electronics and Communication, M.E.I. Polytechnic, Bangalore, India, βDesign and Synthesis of 16-bit ALU using Reversible Logic Gates,β International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)