📞 +91-7667918914 | ✉️ ijarcce@gmail.com
IJARCCE Logo
International Journal of Advanced Research in Computer and Communication Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2278-1021ISSN Print 2319-5940Since 2012
IJARCCE adheres to the suggestive parameters outlined by the University Grants Commission (UGC) for peer-reviewed journals, upholding high standards of research quality, ethical publishing, and academic excellence.
← Back to VOLUME 4, ISSUE 12, DECEMBER 2015

Design of Linear Feedback Shift Register using Reversible Logic

Sree Ramani Potluri, Lipsa Dash

DOI: 10.17148/IJARCCE.2015.412137

Abstract: Reversible logic is playing an important role in research areas and has found its applications in low power CMOS VLSI, Nanotechnology and Quantum computation. Recently, several researchers have focused their efforts on the design and synthesis of efficient reversible logic circuits. LFSR�s are attractive structures in the area of digital system testing and fault tolerant computing. In this work, we present designs of reversible LFSR using D flip flops with asynchronous set/reset. The comparison of proposed design is done in terms of the quantum cost, delay and garbage out puts. The important reversible gates used for Reversible logic design are Feynman gate, Fredkin gate, Toffoli gate, SAM gate etc.



Keywords: Low-power VLSI, Low-power CMOS design, reversible logic, LFSR.

How to Cite:

[1] Sree Ramani Potluri, Lipsa Dash, “Design of Linear Feedback Shift Register using Reversible Logic,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE), DOI: 10.17148/IJARCCE.2015.412137