πŸ“ž +91-7667918914 | βœ‰οΈ ijarcce@gmail.com
International Journal of Advanced Research in Computer and Communication Engineering
International Journal of Advanced Research in Computer and Communication Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2278-1021ISSN Print 2319-5940Since 2012
IJARCCE adheres to the suggestive parameters outlined by the University Grants Commission (UGC) for peer-reviewed journals, upholding high standards of research quality, ethical publishing, and academic excellence.
← Back to VOLUME 5, ISSUE 7, JULY 2016

Low Power Three Stage Operational Transconductance Amplifier Design

Priti Gupta, Rajesh Mehra

DOI: 10.17148/IJARCCE.2016.5763

Abstract: An operational transconductance-amplifier (OTA) is basically designed for low voltage and low power applications. Bulk driven technique is widely used for the low supply voltage applications in the analog circuits, but it has another drawbacks such as low gain , low slew rate , and low bandwidth. In this paper, cascade technique is used the overcome the problem of the low gain, slew rate and low bandwidth. The proposed bulk driven three stage OTA is implemented with the use of cascoding technique. The 65nm CMOS technology is used for the designing of the proposed three stage OTA circuit. The measured results of the simulation shows that the proposed three stage OTA circuit requires the power consumption of 124.3οΏ½W and slew rate of 77.20 V/us. It also improves the gain, bandwidth of the bulk driven OTA.



Keywords: MooreοΏ½s Law, CMOS technology, Cascoding technique, OTA.

πŸ‘ 28 views
Creative Commons License This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite:

[1] Priti Gupta, Rajesh Mehra, β€œLow Power Three Stage Operational Transconductance Amplifier Design,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE), DOI: 10.17148/IJARCCE.2016.5763

Share this Paper