📞 +91-7667918914 | ✉️ ijarcce@gmail.com
IJARCCE Logo
International Journal of Advanced Research in Computer and Communication Engineering A monthly Peer-reviewed & Refereed journal
ISSN Online 2278-1021ISSN Print 2319-5940Since 2012
IJARCCE adheres to the suggestive parameters outlined by the University Grants Commission (UGC) for peer-reviewed journals, upholding high standards of research quality, ethical publishing, and academic excellence.
← Back to VOLUME 4, ISSUE 5, MAY 2015

Serial Adder using Reversible Gates

N.Srinivasa Rao, P.Satyanarayana

DOI: 10.17148/IJARCCE.2015.45105

Abstract: Reversible logic gates produce zero power dissipation under ideal conditions. Hence these are preferred for low-power design applications such as Quantum computing and Nanotechnology.Adders, Subtractors and Multipliers are basic building blocks of Digital Circuits. This paper proposes design of serial adder using reversible gates. The important reversible gates used for serial adder are Peres gate, Fredkin gate and Feynman gate. The quantum cost of a reversible logic circuit can be minimized by reducing the number of reversible logic gates.



Keywords: Reversible logic circuits,Quantum computing, Nanotechnology

How to Cite:

[1] N.Srinivasa Rao, P.Satyanarayana, “Serial Adder using Reversible Gates,” International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE), DOI: 10.17148/IJARCCE.2015.45105