International Journal of Advanced Research in Computer and Communication Engineering

A monthly peer-reviewed online and print journal

ISSN Online 2278-1021
ISSN Print 2319-5940

Since 2012

Abstract:  In this paper, a varied range of XOR circuits are designed in which 6T XOR is proposed using CNTFET Technology are designed using MOSFET in 32nm Technology length. Then, they are simulated using HSPICE and the performance parameters of adders such as average power and delay are determined. The proposed circuit is compared with 12T CMOS XOR circuit which is conventional used and compared with CNTFET counterpart of the XOR gate. Simulation results show that the proposed XOR gate is better in performance.

Keywords:  CNTFET, Nano tubes, XOR, 32nm, 6T XOR.

PDF | DOI: 10.17148/IJARCCE.2018.7543

Open chat
Chat with IJARCCE