← Back to VOLUME 2, ISSUE 11, NOVEMBER 2013
This work is licensed under a Creative Commons Attribution 4.0 International License.
Method for a Fast-Lock Low-Jitter Delay-Locked Loop using a Dual Charge Pump and Lock Control Circuit
NILESH D. PATEL, AMISHA P. NAIK, RONAK J. PATEL Research Scholar, Institute of Technology, Nirma University, Ahmedabad Associate Professor, Institute of Technology, Nirma University, Ahmedabad PG Student, CIT, Changa
π 24 views
Downloads: Download PDF
This work is licensed under a Creative Commons Attribution 4.0 International License.How to Cite:
[1] NILESH D. PATEL, AMISHA P. NAIK, RONAK J. PATEL Research Scholar, Institute of Technology, Nirma University, Ahmedabad Associate Professor, Institute of Technology, Nirma University, Ahmedabad PG Student, CIT, Changa, βMethod for a Fast-Lock Low-Jitter Delay-Locked Loop using a Dual Charge Pump and Lock Control Circuit,β International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)