← Back to VOLUME 3, ISSUE 3, MARCH 2014
This work is licensed under a Creative Commons Attribution 4.0 International License.
Performance Evaluation of 6 Transistor D-Flip Flop based Shift Registers using GDI Technique
M.ARUNLAKSHMAN, T.DINESHKUMAR, N.MATHAN M.Tech VLSI, Sathyabama University, Chennai, India M.Tech VLSI, Sathyabama University, Chennai, India Assistant Professor ECE, Sathyabama University, Chennai, India
Downloads: Download PDF
π 44 viewsπ₯ 2 downloads
How to Cite:
[1] M.ARUNLAKSHMAN, T.DINESHKUMAR, N.MATHAN M.Tech VLSI, Sathyabama University, Chennai, India M.Tech VLSI, Sathyabama University, Chennai, India Assistant Professor ECE, Sathyabama University, Chennai, India, βPerformance Evaluation of 6 Transistor D-Flip Flop based Shift Registers using GDI Technique,β International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)
This work is licensed under a Creative Commons Attribution 4.0 International License.