International Journal of Advanced Research in Computer and Communication Engineering

A monthly peer-reviewed online and print journal

ISSN Online 2278-1021
ISSN Print 2319-5940

Since 2012

 Abstract: This paper is motivated for the efficient high speed Vedic multiplier with implementation in FPGA. Recent and advanced Vedic multiplications of multipliers are implemented by using Urdhva tiryakbhyam multiplication technique is commonly used in different multiplier architectures. This multiplication algorithm is giving less delay and efficient power utilization with reduction of area. The 16x16 Vedic multiplier is synthesized in Xilinx and implemented in FPGA.

Keywords: Field Programmable Gate Array (FPGA), Vedic multiplier Technology

PDF | DOI: 10.17148/IJARCCE.2019.8609

Open chat
Chat with IJARCCE